Processor Data Organization

Slides:



Advertisements
Similar presentations
Dc input modules can either be sources or sinks for dc current. This depends on the transistor used in the input card and the polarity of the dc supply.
Advertisements

PLC Selection, Components, and Communication
Copyright © 2005 Rockwell Automation, Inc. All rights reserved. 1 Micro Logix 1100 RSLogix 500 LAB#2 Timing, Counting & Comparing.
PLC Timer Instructions
ECT 464 Lecture 5 Modes and Memory. Do the thing you fear and the death of fear is certain. Be strong and courageous. Do not be afraid or terrified because.
Copyright © 2002 Delmar Thomson Learning Chapter 11 Processor Data Organization.
Copyright © 2002 Delmar Thomson Learning Chapter 12 Basic Relay Instructions.
Chapter 7 Input Modules.
Chapter 6 Introduction to Logic.
Drafting RLL. SLC 500 Processor Operating Cycle Event in Operating Cycle Input Scan Program Scan Output Scan Communications Processor Overhead.
Switchgears Control Using SCADA System Based on PLC
FUNCTION OF OUTPUT CONTROLLER AND APPLICATION
1 Process Description and Control Chapter 3. 2 Process Management—Fundamental task of an OS The OS is responsible for: Allocation of resources to processes.
Computer System Overview
Chapter 4 Processor Technology and Architecture. Chapter goals Describe CPU instruction and execution cycles Explain how primitive CPU instructions are.
Chapter 19 Fundamental PLC Programming
Timers.
6 PLC Programming. 6 PLC Programming Objectives List the rules for creating a PLC ladder logic diagram. Convert a relay logic diagram to a PLC ladder.
Programmable Logic Controllers
Simple Data Type Representation and conversion of numbers
Advanced Instructions Most PLCs now support more advanced functions such as Floating point math, Boolean operations, Shifting, Sequencing, Program control.
Programmable Logic Controllers
Copyright © 2002 Delmar Thomson Learning Chapter 15 Timer and Counter Instructions.
MOV,MOVM,COP,FLL,BSL,BSR, FRD,TOD
Introduction to PLC Operation
Chapter 10 PLC Processors.
1 Catalog of useful (structural) modules and architectures In this course we will be working mostly at the BEHAVIORAL and STRUCTURAL levels. We will rely.
Copyright © 2002 Delmar Thomson Learning Chapter 17 Sequencer Instructions.
MicroLogix Packaged Controllers Programmable Controller Basics Memory & Data.
Industrial Process Control System Simon Hui Engineer Control and Informatics, Industrial Centre.
Machine Instruction Characteristics
Counter The CTU CTD instruction counts upward & Down wards over a range Each time the rung goes from false- to-true. We can make an Up-Down counter by.
Basics of PLC Programming EE 100 – Intro to EE Fall 2004 Dr. Stephen Williams, P.E.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Memory Layout and SLC500™ System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Stack Stack Pointer A stack is a means of storing data that works on a ‘Last in first out’ (LIFO) basis. It reverses the order that data arrives and is.
Memory Layout and SLC500 System Addresses. Processor Memory Division An SLC 500 processor's memory is divided into two storage areas. Like two drawers.
Chapter 8.
Storing and Organizing Data. Why Do I Need to Understand How Data Is Represented? In order to install, program,maintain, and troubleshoot today’s PLCs,
Turbine Crane CRANES TURBINE NEA39. Turbine Crane PLANT STATUS! PV Daily Status Report.
PLC Counter Instructions
ECE 456 Computer Architecture
Copyright © 2002 Delmar Thomson Learning Chapter 10 PLC Processors.
Counters. Counter Applications Counters count events such as the number of: Parts passing a certain point on a conveyor system Good parts/bad parts manufactured.
PLC PROGRAMMING.
Copyright © 2002 Delmar Thomson Learning Chapter 14 Documenting Your PLC System.
Introduction to PLC Operation
PLC ARCHITECTURE – Memory 2 by Dr. Amin Danial Asham.
Sequencers SQO,SQC,SQL.
Timers. Mechanical Timing Relay Time delay relays are simply control relays with a time delay built in. Their purpose is to control an event based on.
Chapter 5.
Computer Architecture. Instruction Set “The collection of different instructions that the processor can execute it”. Usually represented by assembly codes,
Chapter 7 Input Modules. Objectives (1 of 2) Explain the differences between positive and negative logic and sinking and sourcing. Describe the available.
1 Introduction to PLCs: Programming Counters ELMT Basic Programmable Logic Controllers Chapter 0x_W Source: www Based on Ch 8 of Frank D. Petruzella.
Basic Computer Organization and Design
9 CHAPTER PLC Counter Instructions. 9 CHAPTER PLC Counter Instructions.
Chapter 5.
Chapter 10 © 2011, The McGraw-Hill Companies, Inc.
MicroEconomix 1500 RSLogix 500 LAB#2
Basics of PLC Programming
Decimal System The radix or base of a number system determines
Lesson 19: PLC Programming Techniques
Programmable Controller Basics Files And Programs
Timer and Counter Instructions
Documenting Your PLC System
Basic Relay Instructions
Chapter 3 DataStorage Foundations of Computer Science ã Cengage Learning.
Ladder programming Counter Instruction S7 300
Presentation transcript:

Processor Data Organization Chapter 12 Processor Data Organization

Objectives (1 of 2) Describe a processor file. Explain what two files make up a processor file. Explain the function of a program file. Explain the function of a data file. List the contents of a program file. Explain the contents of a bit file.

Objectives (2 of 2) Explain how a bit file is made up. Explain the contents and makeup of an integer file. Explain what an element and a sub-element are. List which instructions have multiple word elements. Describe what status bits are and where they are used.

Project File Terms (1 of 2) The collection of the ladder program and all associated information Processor file Contains all information that is downloaded into the processor The processor file contains program files and data files.

Project File Terms (2 of 2) Program files Program files are ladder files. The SLC 500 can contain up to 256 ladder files. Data files Data files contain data associated with the ladder file(s). The SLC 500 can contain up to 256 data files. Database files Database files contain ladder documentation file data.

RSLogix 500 Project Tree (1 of 2) The RSLogix 500 software stores all project files in the project tree. File is a group of related elements. Project tree is similar to a table of contents.

RSLogix 500 Project Tree (2 of 2)

Processor Memory Is Like a Two-Drawer File Cabinet

Program Files in Their Separate File Drawer

Data Files Stored in Their Separate Drawer

SLC 500 Default Data Files When a new project is created, the software creates data files 0 through 8. Each file has a file identifier and a file number. A file is a group of related elements. The file identifier and file number make up part of the data stored in the file’s address.

SLC 500 Default Data Files (1 of 2)

SLC 500 Default Data Files (2 of 2) Each file contains specific information needed by the processor in order to complete its job of executing the user ladder program. Default data files are organized as follows:

File 0, Output Status File (1 of 2) Made up of single bits grouped into a 16-bit word Each bit represents the ON or OFF state of one output point. There is one output word reserved for each output module in your SLC 500 system.

File 0, Output Status File (2 of 2) File identified as file O. Bit identifiers across top of file represent discrete output screw terminal designation. Address format O:2.0. O identifies output file type. 2 identifies output module in chassis slot 2. .0 identifies word zero.

SLC 500 Output Status File

File 1, Input Status File (1 of 2) Made up of single bits grouped into a 16-bit word. Each bit represents the ON or OFF state of one input point. There is one input word reserved for each input module in your SLC 500 system.

File 1, Input Status File (2 of 2) File identified as file 1. Bit identifiers across top of file represent discrete output screw terminal designation. Address format I:3.0. I identifies output file type. 3 identifies input module in chassis slot 3. .0 identifies word zero.

SLC 500 Input Status File (1 of 2)

SLC 500 Input Status File (2 of 2) Only words in the output and input status files are created for I/O modules that actually exist in the SLC 500 system. Output and input status file word creation is part of the I/O configuration process.

B3, Binary, or Bit File The binary or bit file stores single-bit data. Binary file also referred to as an internal coil, internal relay storage. Internal bits are used to store internal data. Identified as file B3.

Each Bit File Element Consists of One 16-bit Word

T4, Timer File The timer file stores only timer elements. An element is a word or group of words that work together as a unit. A timer is made of three pieces or words. Preset value Accumulated value Status bits The preset value and accumulated value are 16-bit signed integers. Status bits are single bits that make up one 16-bit word. These three words work together as a unit.

One Timer Element Is Made of Three 16-bit Words

Timer Addressing Sample timer element addressT4:2 T4 = timer file 4 :2 = timer element #2 (0-255 timer elements per file)

Sub-Element A sub-element is part of an element addressable as a unit. The preset value and accumulated value are sub-elements of a timer. T4:0.PRE T4:0.ACC

Timer Status Bits Timers have three status bits. Done bit (DN) is true when the accumulated value and preset are equal. Timer timing bit (TT) is true when the timer is timing. Enable bit (EN) is true when the timer instruction is enabled or true.

Timer Bit Addressing Status bit addresses for timer file 4, timer element 2 (T4:2) are listed below: T4:2/DN is the address for the done bit. T4:2/EN is the address for the enable bit. T4:2/TT is the address for the timer timing bit.

Timer File T4

C5, Counter File The counter file stores only counter elements. An element is a word or group of words that work together as a unit. A counter is made of three pieces or words: Preset value Accumulated value Status bits The preset value and accumulated value are 16-bit signed integers. Status bits are single bits that make up one 16-bit word. These three words work together as a unit.

One Counter Element Is Made of Three 16-bit Words

Counter Addressing Sample counter element address C5:2 C5 = timer file 5 :2 = counter element #2 (0-255 timer elements per file)

Sub-Element A sub-element is part of an element addressable as a unit. The preset value and accumulated value are sub-elements of a counter. C5:0.PRE C5:0.ACC

Counter Status Bits (1 of 2) Counter has five status bits. Done bit (DN) is true when the accumulated value and preset are equal. Count up enable bit (CU) is true when the up counter is true or enabled. Count down enable bit (CD) is true when the count down counter is enabled or true.

Counter Status Bits (2 of 2) The overflow bit (OV) is true when the up counter has overflowed above +32767. The underflow bit (UN) is true when the down counter has underflowed below -32768. The update accumulator bit (UA) is a high-speed counter status bit for fixed SLC 500 PLCs.

Counter Status Bit Addressing (1 of 2) Status bit addresses for counter file 5, counter element 0 (C5:0) are listed below: C5:0/DN is the address for the done bit. C5:0/CU is the address for the count up enable bit.

Counter Status Bit Addressing (2 of 2) C5:0/CD is the address for the count down enable bit. C5:0/OV is the address for the count up overflow bit. C5:0/UN is the address for the count down underflow bit.

Counter File C5

R6, the Control File The control file is used to store status information for Bit shift First-in and first-out stacks (FIFO) Last-in and first-out stacks (LIFO) Sequencer instructions Certain ASCII instructions

One Control Element Is Made of Three 16-bit Words

N7, Integer File The integer file stores a 16-bit signed integer representing a whole number. Integer file data range –32,768 to +37,767. Integer file has no status bits. Each integer file can have 0 to 255 integer elements.

Integer File Element Consists of 16-bit Elements

F8, Floating Point File Storage of fractional numerical data or values greater than 32767 Data range of 1.1754944e-38 to 3.40282347e+38 Floating point file is processor operating system dependent Must have 5/03 modular processor with OS 301 or above, 5/04 or 5/05 processor

Floating Point File Data Representation

User-Defined Data Files (1 of 2) Default files are data files 0 through 8. Total of 256 data files if processor will support them. Each data file can have up to 256 elements if processor supports them and has enough memory. Files greater than file number 8 are user-defined files.

User-Defined Data Files (2 of 2) User-defined files are data files the user can create and define as needed for specific applications. They cannot create additional output, input, or status files.

SLC 500 User-Defined Files

Review of SLC 500 Data Files