Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti.

Slides:



Advertisements
Similar presentations
Envelope Detector Conventional DSB-AM signals are easily demodulated by an envelope detector It consists of a diode and an RC circuit, which is a simple.
Advertisements

M.Gasior, CERN-AB-BIBase-Band Tune (BBQ) Measurement System 1 Base-Band Tune (BBQ) Measurement System Marek Gasior Beam Instrumentation Group, CERN.
9.11. FLUX OBSERVERS FOR DIRECT VECTOR CONTROL WITH MOTION SENSORS
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
University Of Vaasa Telecommunications Engineering Automation Seminar Signal Generator By Tibebu Sime 13 th December 2011.
1 Design of a Mixed-Signal Feedback Damper System Michael J. Schulte * Some slides are provided by Craig Deibele (Oak Ridge National Laboratory) and Anil.
Digital PM Demodulator for Brazilian Data Collecting System José Marcelo L. Duarte – UFRN – Natal, Brazil Francisco Mota das Chagas – UFRN – Natal, Brazil.
Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:
Implement a 2x2 MIMO OFDM-based channel measurement system (no data yet) at 2.4 GHz Perform baseband processing and digital up and down conversion on Nallatech.
Bandpass Sigma-Delta Modulator Michael Vincent Brian McKinney ECEN5007.
Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.
Laser to RF synchronisation A.Winter, Aachen University and DESY Miniworkshop on XFEL Short Bunch Measurement and Timing.
Phase Locked Loop Design Matt Knoll Engineering 315.
Re-commissioning the Recycler Storage Ring at Fermilab Martin Murphy, Fermilab Presented August 10, 2012 at SLAC National Laboratory for the Workshop on.
Potential improvements of the PS 10 MHz cavities driving amplifier G. Favia Acknowledgments: V. Desquiens, F. Di Lorenzo S. Energico, M. Morvillo, C.
Sigma Delta A/D Converter SamplerModulator Decimation Filter x(t) x[n]y[n] Analog Digital fsfs fsfs 2 f o 16 bits e[n] Over Sampling Ratio = 2f o is Nyquist.
F Tevatron Software Digital Receiver Beam Line Tuner Vic Scarpine Instrumentation Instrumentation Meeting July 13, 2005.
Lock-in amplifiers
Phase noise measurements in TRIUMF ISAC 2 cryomodule K. Fong, M. Laverty TRIUMF.
Front-end amplifiers for the beam phase loops in the CERN PS Alessandro Meoli (CERN BE/RF/FB) Supervised by Heiko Damerau 21 April CERN.
Transition Converter " Supply signals from new antennas to old correlator. " Will be discarded or abandoned in place when old correlator is turned off.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Anthony Gaught Advisors: Dr. In Soo Ahn and Dr. Yufeng Lu Department of Electrical and Computer Engineering Bradley University, Peoria, Illinois May 7,
1 Electron Cloud Measurements at the Fermilab Main Injector Bob Zwaska Fermilab ECloud07 Workshop April 9, 2007.
DOLPHIN INTEGRATION TAMES-2 workshop 23/05/2004 Corsica1 Behavioural Error Injection, Spectral Analysis and Error Detection for a 4 th order Single-loop.
1HSSPG Georgia Tech High Speed Image Acquisition System for Focal-Plane-Arrays Doctoral Dissertation Presentation by Youngjoong Joo School of Electrical.
Digital Radio Receiver Amit Mane System Engineer.
Filters and Delta Sigma Converters
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
EE445:Industrial Electronics. Outline Introduction Some application Comparators Integrators & Differentiators Summing Amplifier Digital-to-Analog (D/A)
Booster Cogging Upgrades Craig Drennan, Kiyomi Seiya, Alex Waller.
Beam phase and intensity measurement Grzegorz Kasprowicz Richard Jacobsson.
Horz V1 H1 H2 V2 Pbars in Recycler Ring Stripline Kickers Split Plate Pickups A-B Vertical Digital Damper Vert Recycler Transverse Damper System Similar.
Figure 2 gives an overview of the hardware components of the upgraded Main Injector BPM system. The figure shows 2 signal channels which produce one position.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Initial Performance Results of the APS P0 (Transverse Bunch-to-Bunch) Feedback System N. DiMonte#, C.-Y. Yao, Argonne National Laboratory, Argonne, IL.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
Cavities Auto Recovery with Beam RF&Linac Section - ALBA Accelerators Division Francis Perez Angela Salom.
Frank Ludwig, DESY Content : 1 Stability requirements for phase and amplitude for the XFEL 2 Next LLRF system for optimized detector operation 3 Limitations.
Digital Phase Control System for SSRF LINAC C.X. Yin, D.K. Liu, L.Y. Yu SINAP, China
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser 1 Frank Ludwig, DESY XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Downconverter Cavity Field.
Booster Dampers Update Nathan Eddy PIP Meeting 4/30/14.
Summary of Booster Dampers Systems Dave McGinnis December 7, 2010.
New PSB Beam Control Upgrade of daughter cards Alfred Blas PSB rf Working group meeting 24/03/ Generation of REV clocks 2.Synchronization with.
Adapting the LHC 1TFB electronic circuit to other equipments The candidates are: PS 1TFB PS TFB PS CBFB PSB TFB PSB 1TFB 1 Alfred Blas Working group meeting.
F Beam Line Tuners Vic Scarpine Instrumentation DoE Review Oct 28-31, 2002.
ECE 448: Lab 7 Design and Testing of an FIR Filter.
Jørgen S. Nielsen Institute for Storage Ring Facilities (ISA) Aarhus University Denmark 1 ESLS-RF 14 (29-30/9 2010), ASTRID and ASTRID2 new LLRF.
F Fermilab July 6, 2005Recycler Damper Stability1 Recycler Damper High Frequency Stability Jim Crisp
High Bandwidth damper Input from W.Hölfe Acknowledgement to all collaborators at SLAC, INFN, LBNL and CERNL Presentation of recent MD results (J.Cesaratto):
Present Uses of the Fermilab Digital Signal Receiver VXI Module Brian Chase,Paul Joireman, Philip Varghese RF Embedded Systems (LLRF) Group.
BEPCII Transverse Feedback System Yue Junhui Beam Instrumentation Group IHEP , Beijing.
Digital AM Receiver System Hassen Abdu, Ebad Ahmed, Wajahat Khan April 21, Introductory Digital Systems Laboratory.
R.SREEDHARAN  SOLEIL main parameters  Booster and storage ring low level RF system  New digital Booster LLRF system under development  Digital LLRF.
1 BROOKHAVEN SCIENCE ASSOCIATES Power Supply Status George Ganetis Power Supply Status ASAC Review October 22-23, 2009.
Embedded Control Systems Dr. Bonnie Heck School of ECE Georgia Tech.
Other Utilities of ALBA LLRF
FBCT experience at Desy Presenter: Matthias Werner, DESY At CERN Workshop: „Improving the accuracy of the BCT measurements in the LHC“ January 2011.
Robert R. Wilson Prize Talk John Peoples April APS Meeting: February 14,
Digital LLRF: ALBA and Max-IV cases RF&Linac Section - ALBA Accelerators Division Angela Salom.
Tevatron Beam Position Monitor Upgrade Stephen Wolbers (for the Tevatron BPM Upgrade Project) PAC05, Knoxville, TN May 16-20, 2005.
EKT 314/4 WEEK 5 : CHAPTER 3 SIGNAL CONDITIONING ELECTRONIC INSTRUMENTATION.
Beam Diagnostics Seminar, Nov.05, 2009 Das Tune-Meßverfahren für das neue POSI am SIS-18 U. Rauch GSI - Strahldiagnose.
LFB, LLRF, TFB Alessandro Drago Annecy, March 2010.
Measurement and Instrumentation
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Limits on damping times
8.5 Modulation of Signals basic idea and goals
Christian Hackmann and Evert Nord
Presentation transcript:

Digital Signal Processing and Generation for a DC Current Transformer for Particle Accelerators Silvia Zorzetti

Contents  Introduction  Fermilab  Direct-current current transformer principles  Direct Current Current Transformer (DCCT)  Simulink Model  Specifications and Parameters  Hardware  Digital implementation  Open loop test  Closed loop test

Introduction  This activity was supported and accomplished at Fermilab, in the Instrumentation Department of the Accelerator Division

Main Injector (MI) Rapid cycling synchrotron 150 GeV as Injector for the Tevatron High intensity protons for fixed target and neutrino physics Recycler Permanent Magnetics 8 GeV Antiproton cooling before the injection into the Tevatron Proton storage Tevatron Superconducting synchrotron 980 GeV Circular Accelerators at Fermilab

Different types of DCCTs at FNAL  An analog, homebrew version was developed at FNAL in the 80’s.  Installed in all the machines, except for the Recycler  Bandwidth: 2 MHz  A commercial DCCT, designed by K. Unser (Bergoz)  Entire system, i.e. pickup, electronics, cables, etc.  Only DC signal detection (narrow band).  In 2004 the system failed due to an asymmetry of permeability between the toroids.  Temporary replaced with another commercial DCCT from Bergoz, will finally be replaced by the “digital” DCCT that is now under development.

DCCT Introduction  The DCCT is a diagnostics instrument, used to observe the beam current.  Detection of DC and low frequency components of the beam current  Non-Distructive instrument  For the detection of high frequency components the classical AC transformer is used.

Principle of Operation - AC Transformer  The classical AC transformer can be used to identify the high frequency components of the beam current

Principle of Operation of the DCCT – Single Toroid  The modulator winding drives the toroid into saturation.  The total magnetic flux is shifted proportionally to the DC current  The measured DC current is proportional to the amplitude of the 2 nd harmonic detected by the detector winding

Principle of Operation of the DCCT – Double Toroids

Complete System  Beam  DCCT  Modulator  400Hz digitally supplied  Second Harmonic detector  AM demodulator on FPGA  AC Transformer  Sum and Feedback  Output

Second Harmonic Detector  Input: The input signal can be viewed as a low frequency signal modulated (in amplitude) with 800Hz

Second Harmonic Detector  CIC1: Perform the first decimation of the signal sampling frequency  From 62.5MHz to 500kHz

Second Harmonic Detector  NCO:  Supplies in-phase and quadrature-phase signals of same amplitude and frequency (800Hz), for downconversion to baseband

Second Harmonic Detector  CIC2: Performs a second decimation of the sampling frequency, allows a more efficient FIR filter  From 500kHz to 2kHz

Second Harmonic Detector  FIR: Defines the overall system bandwidth at baseband  DC to 100Hz

Second Harmonic Detector  Some mathematics to format the signal, and adjust gain and phase  There is no phase detector required, because the signal is sufficiently slow, thus a signum detector is implemented.

DCCT Model  Analytic study of the DCCT functionality  Simulink Model of the complete system (AC+DC)  Toroids behaviour simulation  Filter Design  Feedback

Simulink Model

Simulink Model – Flux at Ib=0 (a.u.)

Simulink Model – Output Voltage at Ib=0

Simulink Model – Flux at Ib=1 (a.u.)

Simulink Model – Voltage Output at Ib=1

Simulink Model – AC + DC Closed Loop

Required Specifications and Parameters  Number of turns per winding  Current and Voltage to saturate the toroids  DCCT Bandwidth  AC Bandwidth

Parameter Space  Toroids Saturation  I sat <3A, V sat =36V,  N m =22  AC and DC Sensor windings  B DC =100Hz  B AC =1MHz  N s_DC =100  N s_AC =200

Test Setup for Toroid Measurements

Output Voltage from the pick-up windings of the toroids  There is a mismatch between the voltage outputs from the two toroids.  Poor matching of the core material

Complete System

VHDL Implementation – CIC  M: Differential Delay  ρ : Decimation factor  N: Filter Order  A: Gain  Notch at:

CIC Filter – VHDL Model  The firmware is synchronized with a single clock  Integration Section  Comb Section  Gain  Number of bits:

Filters – Test Setup

VHDL Implementation and Test– CIC1  f s =62.5MHz,  f d =500kHz,  M=1  ρ=125  N=2  f 1 =500kHz  A= 15625

VHDL Implementation and Test– CIC2  f s =500kHz,  f d =2kHz,  M=2  ρ=250  N=2  f 1 =1kHz  A=

VHDL Implementation and Test– FIR  b i : filter coefficients  N: filter order (127)

FIR Filter- VHDL Model  The firmware is synchronized with a single clock  Counter  ROM  Serial Function  Number of bits

VHDL Implementation and Test- FIR  f s =2kHz,  f c =100Hz,  N=127

VHDL Impelementation and Test – AM Demodulator  With a waveform generator a low frequency signal, modulated at 800Hz is generated and digitized by the ADC  The resulting output signal is observed on an oscilloscope, connected to the DAC.

VHDL Implementation and Test- Demodulator  Input:  Output:

Open Loop Test Measurement Setup

DC Dectector - Output signal Before the Transition Board - Ib=0.4A  The signal is supplied by the DCCT DC Sense  Before the transition board  There are both odd and even harmonics

DC Detector - Output Signal After the Transition Board - Ib=0.4A  The signal is supplied by the DCCT DC Sense  Passed by the Transition Board  Has only the 2 nd harmonic (800 Hz), the 1 st harmonic is suppressed.

Open Loop Result

Closed Loop Test Measurement Setup

Closed Loop Results

Conclusions  At this stage a preliminary implementation and test of the DCCT has been successfully realized.  P control  τ =0.05s  Resolution 0.01A  Next steps  Implementation of the AC section  Faster loop control

Thank you for your attention Silvia Zorzetti

Backup Slides Silvia Zorzetti