Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso.

Slides:



Advertisements
Similar presentations
Charge Pump PLL.
Advertisements

Principles of Electronic Communication Systems
40Gbit/s Coherent Optical Receiver Using a Costas Loop
Ultra Low Power PLL Implementations Sudhanshu Khanna ECE
The Design of a Low-Power High-Speed Phase Locked Loop Tiankuan Liu 1, Datao Gong 1, Suen Hou 2, Zhihua Liang 1, Chonghan Liu 1, Da-Shung Su 2, Ping-Kun.
Lecture 8: Clock Distribution, PLL & DLL
Follow-up meeting of the Administrative Agreement between FCT and CERN Vicente Leitão, Pedro (PH/ESE-ME, joined in May 2013) Supervisor: Moreira, Paulo.
Phase Locked Loop Design Matt Knoll Engineering 315.
Brief Introduction of High-Speed Circuits for Optical Communication Systems Zheng Wang Instructor: Dr. Liu.
ECE 4371, Fall, 2014 Introduction to Telecommunication Engineering/Telecommunication Laboratory Zhu Han Department of Electrical and Computer Engineering.
Principles of Electronic Communication Systems
Chapter 6 FM Circuits.
Phase Locked Loops Continued
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
Chapter Two: Radio-Frequency Circuits. Introduction There is a need to modulate a signal using an information signal This signal is referred to as a baseband.
GUIDED BY: Prof. DEBASIS BEHERA
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
Wireless RF Receiver Front-end System – Wei-Liang Chen Wei-Liang Chen Wireless RF Receiver Front-end System Yuan-Ze University, VLSI Systems Lab
Phase Locked Loop Design KyoungTae Kang, Kyusun Choi Electrical Engineering Computer Science and Engineering CSE598A/EE597G Spring 2006.
Motivation Yang You 1, Jinghong Chen 1, Datao Gong 2, Deping Huang 1, Tiankuan Liu 2, Jingbo Ye 2 1 Department of Electrical Engineering, Southern Methodist.
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
1 Chelmsford Amateur Radio Society Advanced Licence Course Murray Niman G6JYB Slide Set 6: v1.01, 1-Oct-2004 (4) Transmitters - Principles & Synthesisers.
Experimental results obtained from a 1.6 GHz CMOS Quadrature Output PLL with on-chip DC-DC Converter Owen Casha Department of Micro & Nanoelectronics University.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Michał Bochenek Work Package 3: On-Detector Power.
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
Projekt „ESSNBS“ Niš, November 4 th – 7 th, DAAD An Educational Electronic Prototype System for Phase-Locked Loop Based Circuits Eltimir Stoimenov.
سنتز کننده های فرکانس و کاربرد ان در مدارهای بازيابي داده Advanced Frequency Synthesizers and its application in data recovery.
Slide: 1International Conference on Electronics, Circuits, and Systems 2010 Department of Electrical and Computer Engineering University of New Mexico.
Modulasi Sudut (2) Levy Olivia MT.
Transformer Based Oscillators
S. -L. Jang, Senior Member, IEEE, S. -H. Huang, C. -F. Lee, and M. -H
CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.
Work Package 2: ASIC building blocks for SLHC ACEOLE Twelve Month Meeting 1 st October 2009 CERN – Geneva, Switzerland Paulo Moreira.
Filip Tavernier Karolina Poltorak Sandro Bonacini Paulo Moreira
A CMOS VCO with 2GHz tuning range for wideband applications Speaker : Shih-Yi Huang.
The PLL consists of a phase frequency detector (PFD), a charge pump, a low pass filter, a voltage controlled oscillator (VCO), and a divider (divide by.
1 A Low Spur Fractional-N Frequency Synthesizer Architecture 指導教授 : 林志明 教授 學生 : 黃世一 Circuits and Systems, ISCAS IEEE International Symposium.
McGraw-Hill © 2008 The McGraw-Hill Companies, Inc. All rights reserved. Principles of Electronic Communication Systems FM Circuits.
1 A Frequency Synthesizer Using Two Different Delay Feedbacks 班級:積體所碩一 學生:林欣緯 指導教授:林志明 教授 Circuits and Systems, ISCAS IEEE International Symposium.
ICECS 2010 First Order Noise Shaping Time-to-Digital Converter
A 1.25-Gb/s Digitally-Controlled Dual-Loop Clock and Data Recovery Circuit with Improved Effective Phase Resolution Chang-Kyung Seong 1), Seung-Woo Lee.
LC Voltage Control Oscillator AAC
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Work Package 3 On-detector Power Management Schemes ESR Michal Bochenek ACEOLE Twelve Month Meeting 1st October 2009 WPL Jan Kaplon.
A Tail Current-Shaping Technique to Reduce Phase Noise in LC VCOs 指導教授 : 林志明 教授 學 生 : 劉彥均 IEEE 2005CUSTOM INTEGRATED CIRCUITS CONFERENCE Babak Soltanian.
1 HD EIE M -108MHz Phase Lock Loop FREQUENCY SYNTHSIZER WONG TANG PAAI DILLIAN D WONG WAI TING KENNETH D.
1 1.3 V low close-in phase noise NMOS LC-VCO with parallel PMOS transistors Moon, H.; Nam, I.; Electronics Letters Volume 44, Issue 11, May Page(s):676.
CS-EE 481 Spring Founder’s Day, 2003 University of Portland School of Engineering A CMOS Phase Locked Loop Authors: Dan Booth Jared Hay Pat Keller.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
1 A High-Speed and Wide Detectable Frequency Range Phase Detector for DLLs Babazadeh, H.; Esmaili, A.; Hadidi, K.; NORCHIP, 2009 Digital Object Identifier:
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Work Package 2 Radiation-hard ASIC building blocks.
A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.
1 The Link-On-Chip (LOC) Project at SMU 1.Overview. 2.Status 3.Current work on LOCs6. 4.Plan and summary Jingbo Ye Department of Physics SMU Dallas, Texas.
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 Work Package 2 Radiation-hard ASIC building blocks.
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
5 Gbps J. SMU 1 A Serializer for LAr Front-end electronics upgrade 1.Requirements and design philosophy. 2.Key features of the serializer.
Phase-Locked Loop Design PREPARED BY:- HARSH SHRMA ( ) PARTH METHANIYA ( ) ARJUN GADHAVI ( ) PARTH PANDYA (
WP1 WP2 WP3 WP4 WP5 COORDINATOR WORK PACKAGE LDR RESEARCHER ACEOLE MID TERM REVIEW CERN 3 RD AUGUST 2010 ASIC Building Blocks for SLHC ACEOLE Mid Term.
SHANTILAL SHAH ENGINEERING COLLEGE ELECTRICAL DEPARTMENT.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Principles of Electronic Communication Systems. Chapter 6 FM Circuits.
Demodulation/ Detection Chapter 4
Low Jitter PLL clock frequency multiplier
Ali Fard M¨alardalen University, Dept
DESIGN AND SIMULATION OF A PHASE LOCKED LOOP FOR HIGH SPEED SERDES
Chapter 4 Bandpass Circuits Limiters
Microwave Synthesisers
Phase-Locked Loop Design
SNS COLLEGE OF TECHNOLOGY
Transmitters Advanced Course requires a detailed knowledge of Transmitters and Receivers This session covers Transmitter Block Diagrams, Oscillators and.
Presentation transcript:

Design of Front-End Low-Noise and Radiation Tolerant Readout Systems José Pedro Cardoso

Overview Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 2  Introduction  Training  Project  Milestones  Conclusions

Introduction Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 3  “The “GBT Project” is part of the “Radiation Hard Optical Link Project” which aims at developing a radiation hard bi-directional optical link for use in the LHC upgrade programs” ( ).  There is the need to develop new building blocks to meet the requirements of the Front-End electronics of the future experiments.  The goal of the project is to design one or more low-noise, radiation tolerant circuits, either in 90 nm or 130 nm CMOS technologies.  In the framework of GBT project, a PLL with a very low phase noise will be designed, with built-in self-test blocks.  Tape-out of this circuit is foreseen for May 2010

Introduction Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 4 Training On-job training Technical Courses Education Doctoral Programme at FEUP Project Low-noise Radiation Tolerant PLL Dissemination Conferences Milestones Important dates for the project

Training Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 5 Training Self-training On-Job training Interaction with experts Training

Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 6  EPLF Course – “PLLs, VCOs and Frequency Synthesizers“ Ali Hajimiri  Modelling and Design of High-Speed VCOs  Jitter and Phase Noise in PLLs Michiel Steyaert  Low-Power Crystal Oscillators  Basic Concepts of PLL Topologies  CMOS Prescalers & Advanced Loop Filters  Integrated VCOs and Synthesizers Ian Galton  Fractional-N PLLs John Cowles  High Speed Synthesizers for Communications  ESSCIRC 2009 Conference

Training Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 7  PhD in Electrical and Computer Engineering Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 1 st semester (2009/2010)  Microelectronic and Micro-electro-Mechanical Technologies  Test and Design for Testability  Digital Communication Systems  Seminars 2 nd semester (2011/2012)  Advanced Microelectronic Systems Design  Instrumentation and Systems Testing  Measure Theory and Stochastic Processes  Individual Topics Education

Project Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 8 Top-level analisys using MatLab IC Design Using Cadence Radiation/ performace tests Project

Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 9 Phase Locked Loop – PLL Digital communication of data is affected by noise There is the need to develop circuit that does data recovering The PLL will act as a Jitter-filter, as well as a clock multiplier and can be used in CDR applications. Is a feedback system that generates an output frequency according to a reference. Compares the output and the input phase of two signals Main blocks: Phase-Detector (PD or PFD) Voltage Controlled Oscillator (VCO) Low-Pass Filter (LPF) Divider or Pre-scaler

Project Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 10  Phase Locked Loop – PLL  Based on QPLL characteristics  Crystal frequency = MHz  Locking range = MHz ± 8 kHz  Output Jitter < 15 ps  130 nm CMOS Technology  One frequency multiplication mode: × 2  Power voltage: 1.2 V  10 GHz VCO for High-Speed Transceiver  Very low-phase noise characteristics

Project Design of Front-End Low-Noise and Radiation Tolerant Readout Systems nm CMOS Technology  Main focus of this period was the VCO  First approach to oscillator design was done with a Colpitts oscillator. Later the cross-coupled pair and a mixture of both.  First oscillator designed at schematics 1 GHz  Single-ended 10 GHz  Differential 10 GHz

Project  Main concerns for the VCO designer  Phase-noise  Spurs  Variability  How can the above effects be minimized ?  Phase-noise  Phase noise in the 1/f and 1/f 2 regions can be upconverted to close-in regions.  Symmetry has a tremendous impact on how AM is converted into PM noise, and can be used by designers.  A proper choice of the oscillator’s topology leads us to a better response in terms of phase-noise.  Spurs  Proper design of charge-pump and filter  Variability  Tank circuit designed with extra capacitors which can be enabled/disable according to the desired center frequency Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 12

Project Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 13 Main challenges and novelty  Design of the VCO  Low phase noise  Low parasitics  Insensitive to process variations  Sensitive choice of VCO’s topology  Design of several test blocks, that will perform self- test/auto-calibration of the PLL during functioning  Determination of the parameters that can be controlled by the test mechanism

Project Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 14 What to expect from the circuit ?  A low noise PLL  Embedded Built-in self-test system  Jitter Measuring circuit  Automatic Amplitude Control/ Automatic Gain Control  Automatic Frequency Control  Memory to save the settings of the PLL

Milestones Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 15 Milestones

Conferences Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 16  Targeted conferences: 2010  PRIME 2010 – July 2010  TWEPP 2010 – September 2010  DCIS 2010 – November  IM3STW 2011– June 2011  DATE 2011– March 2011  ITC 2011– October 2011 Dissemination

Conclusions Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 17  A top-level modelling is being used to analyse and specify the system, prior to design  There are two circuits to be developed:  Crystal PLL  LC VCO for a 10 GHz PLL  The final versions will include self-test building blocks  Tape-out of the first circuit should be done during May 2010  By September 2010 at least one paper should have been published in one of the conferences

Design of Front-End Low-Noise and Radiation Tolerant Readout Systems 18 Thank you for your attention.