1 PAR Presentation DASC meeting at DAC, June 21, 2001 Project title: A standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC)

Slides:



Advertisements
Similar presentations
TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.
Advertisements

P1801 PAR Extension Motivation Address deferred issues Consider further UPF/CPF convergence SAIF integration and extension Continue to raise the abstraction.
Digital Design with VHDL Presented by: Amir Masoud Gharehbaghi
Software Quality Assurance Plan
Realizing OPM Philosophy in the Context of Full Life- Cycle Support Avi Soffer Technion, Israel Institute of Technology Thesis Advisor: Prof. Dov Dori.
Train Control Language Teaching Computers Interlocking By: J. Endresen, E. Carlson, T. Moen1, K. J. Alme, Haugen, G. K. Olsen & A. Svendsen Synthesizing.
The Design Process Outline Goal Reading Design Domain Design Flow
Model Driven Architecture (MDA) Partha Kuchana. Agenda What is MDA Modeling Approaches MDA in a NutShell MDA Models SDLC MDA Models (an Example) MDA -
Creating Architectural Descriptions. Outline Standardizing architectural descriptions: The IEEE has published, “Recommended Practice for Architectural.
© Copyright Eliyahu Brutman Programming Techniques Course.
1 Software Requirements Specification Lecture 14.
Model Based Systems Engineering (MBSE) using SysML GSFC Systems Engineering Seminar June 8, 2010 Sanford Friedenthal Lockheed Martin
MDC Open Information Model West Virginia University CS486 Presentation Feb 18, 2000 Lijian Liu (OIM:
xx IEEE MEDIA INDEPENDENT HANDOVER DCN: Title: Proposed Presentation for 3GPP Date Submitted: July,
Computer Architecture The Concept Ola Flygt V ä xj ö University
Reuse Standards Dr. Carma McClure Extended Intelligence, Inc. Copyright (c) 1998 by Extended Intelligence, Inc.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Are classical design flows suitable below 0.18  ? ISPD 2001 NEC Electronics Inc. WR0999.ppt-1 Wolfgang Roethig Senior Engineering Manager EDA R&D Group.
CS 360 Lecture 3.  The software process is a structured set of activities required to develop a software system.  Fundamental Assumption:  Good software.
Presenter : Ching-Hua Huang 2013/9/16 Visibility Enhancement for Silicon Debug Cited count : 62 Yu-Chin Hsu; Furshing Tsai; Wells Jong; Ying-Tsai Chang.
1 TenStep Project Management Process ™ PM00.8 PM00.8 Project Management Preparation for Success * Manage Documents *
The Agricultural Ontology Service (AOS) A Tool for Facilitating Access to Knowledge AGRIS/CARIS and Documentation Group Library and Documentation Systems.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Design VASG Kicks-Off VHDL 200x Stephen Bailey Chair.
EDA Standards – The SPIRIT View Gary Delp VP and Technical Director SPIRIT.
5.2 Scope: This standard defines common data interchange formats for event records for voting systems. Voting systems, including election administration.
The System and Software Development Process Instructor: Dr. Hany H. Ammar Dept. of Computer Science and Electrical Engineering, WVU.
Copyright 2009 Joanne DeGroat, ECE, OSU 1 ECE 762 Theory and Design of Digital Computers, II (A real course title: Design and Specification of Digital.
1 ALF IEEE kickoff meeting February 20, 2001 Prepared by Wolfgang Roethig
1 PAR Presentation DASC meeting at DAC, June 21, 2001 Project title: A standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC)
TOPIC : Different levels of Fault model UNIT 2 : Fault Modeling Module 2.1 Modeling Physical fault to logical fault.
IEEE MEDIA INDEPENDENT HANDOVER DCN: mugm Title: Group Management TG Opening Note Date Submitted: September 18, 2012 Presented at.
ECE-C662 Lecture 2 Prawat Nagvajara
The common structure and ISO 9001:2015 additions
Dual Logo Procedures Alex Zamfirescu IEC USNC TA TC93 Convener IEC TC93 WG2 November 2004.
Software Development Process CS 360 Lecture 3. Software Process The software process is a structured set of activities required to develop a software.
1 Request to form IEEE study group DASC meeting February 28, 2001 Prepared by Wolfgang Roethig
Doc.: IEEE /0044r0 Submission November 2005 Steve Shellhammer, Qualcomm Inc.Slide 1 Au Update on Estimating Packet Error Rate Caused by Interference.
Doc.: IEEE /0408r0 Submission May 2005 John Klein, SymbolSlide 1 TPC Comments Notice: This document has been prepared to assist IEEE It.
IEC TC93 Liaison Report DASC SC Alex Zamfirescu IEC USNC Technical Aadviser TC93 Convener IEC TC93 WG2 September,
November 2005doc.: IEEE /1079r0 Stuart GoldenNovember Notice: This document has been prepared to assist IEEE It is offered as a.
Doc.: IEEE /0041r1 AP Location Capability January 2007 Donghee Shim et alSlide 1 AP Location Capability Notice: This document has been prepared.
November 2005doc.: IEEE /1079r1 Stuart GoldenNovember Notice: This document has been prepared to assist IEEE It is offered as a.
Doc.: IEEE /0295r0 Submission March 15, 2011 Fei Tong, CSRSlide 1 Reference waveform generator for 11ac Notice: This document has been prepared.
Doc.: IEEE /0022r0 Submission January 2007 Wu Yu-Chun, Huawei HisiSlide 1 Enhanced Beacon Sync Frame for the IEEE P Wireless RANs.
Doc.: IEEE /0076r0 Submission Jan 2006 Tom Siep, Cambridge Silicon Radio PlcSlide 1 Coexistence TAG Liaison Report Notice: This document has been.
Doc.: IEEE /0583r0 Submission May 2005 Simon Black et al, NokiaSlide 1 STA receiver performance indication Notice: This document has been prepared.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
IEC TC93 Liaison Report to DASC Alex Zamfirescu IEC USNC TA TC93 Convener IEC TC93 WG2 September 2004.
ISO/IEC JTC 1/SC 7 Working Group 42 - Architecture Johan Bendz
Network instantiation
November 2005 doc.: IEEE /1051r0 09/06/2018
Waveform Generator Update– September ‘06
and LMAP liaison Document Number: IEEE R0
ECE-C662 Introduction to Behavioral Synthesis Knapp Text Ch
GRIDMAN Task Group - Session #109
Summary of Unresolved General Comments for 2/14 TGs Telecon
Descriptive Language Usage in TGv
IEC TC93 Liaison Report DASC SC Alex Zamfirescu IEC USNC Technical Aadviser TC93 Convener IEC TC93 WG2 September,
IEEE White Space Radio Draft Development Procedure
TPC Comments Date: Authors: January 2005
DASC Meeting February 21, 2008 Victor Berman, Chair
IEEE MEDIA INDEPENDENT HANDOVER DCN: sec
IEEE MEDIA INDEPENDENT HANDOVER DCN: sec
Reference waveform generator for 11ac
Jul 12, /12/10 Project: IEEE P Working Group for Wireless Personal Area Networks (WPANs) Submission Title: Study Group EIR Opening Report.
Discussion on PHY CIDs 2773 and 2775
Subject Name: SOFTWARE ENGINEERING Subject Code:10IS51
Reference waveform generator for 11ac
Waveform Generator Update– September ‘06
Presentation transcript:

1 PAR Presentation DASC meeting at DAC, June 21, 2001 Project title: A standard for an Advanced Library Format (ALF) describing Integrated Circuit (IC) technology, cells, and blocks Official reporter: Wolfgang Roethig

2 Contributors The following people have contributed to create and review the PAR for the ALF project Jay AbrahamSilicon Metrics Tim BurksMagma Liz ChambersTera Systems Shir-Shen ChangSynopsys Joe DanielsAccellera Greg DuFourMentor Graphics Tim Ehrler Philips Simon FavreMonterey Pierre GirouardLogicVision Nancy NettletonSUN Microsystems Cynthia ParrishAdaptive Silicon Steffen RochelSimplex Wolfgang RoethigNEC Sergei SokolovSequence Li Pen YuanAvant! Corporation Alex ZamfirescuASC

3 Pertinent information (field of PAR form) New standard –Not update of existing PAR Life cycle: full use (5 years) Individual Sponsor Balloting –Expected date of initial ballot: May 2002 Projected completion date: May 2003

4 Scope (field 9 of PAR form) ALF shall serve as the primary data specification of library elements for design applications used to implement integrated circuits. The range of abstraction shall include from the register-transfer level (RTL) to the tape-out level. The language shall model behavior, timing, power, signal integrity, physical abstraction and physical implementation rules of library elements.

5 Purpose (field 10 of PAR form) The purpose of ALF is to provide a modeling language and semantics for functional, physical and electrical performance description of technology- specific libraries for cell-based and block-based design.

6 Purpose (continued) Without a standard, design implementation tools would use multiple proprietary and tool-specific library descriptions. The semantics would be defined by tool implementations only, which are subject to change and prone to mis-interpretation. Also there would be redundancy using multiple descriptions for similar library aspects. Therefore a standard is proposed to create a consistent library view suitable as a reference for all design implementation applications.

7 Pertinent information (field of PAR form) Patent policy has been reviewed with Paul Menchini Copyright of Accellera ALF specification document is being released to IEEE –contact Dennis Brophy, Accellera chairman, for details

8 Standards with similar scope (field 12 of PAR form) IEEE Std contains a clause for Procedural Interface (PI) and another clause for Delay Calculation Language (DCL). The PI defined by IEEE Std may be extended by OLA (Open Library Architecture) in the future. ALF is a standard for modeling, whereas IEEE Std and OLA are standards for data access.

9 Standards with similar scope (continued) There are standards and projects covering parts of the scope, but none of them encompassing the entire scope. Certain projects, owned by EDA vendors, are positioned and used as de-facto standards. However, their usage is not royalty-free, and versions are controlled by the vendors. Therefore, they are difficult to support, combine and enhance by parties others than the originating vendors. Furthermore, such projects do not supply languages with well-defined semantics. The semantics are given as reference implementations of particular EDA tools and are subject to change. ALF is the only proposed standard with clearly defined, unified semantics covering the entire scope of EDA applications ranging between RTL and tape-out.

10 Conclusion The ALF study group has prepared a draft PAR Signature page has been sent to Paul Menchini The ALF study group requests that the PAR be considered for approval by the DASC

11 Backup slides for discussion Not included in the PAR

12 Big picture for ALF Unified ALF library Timing Power Signal integrity Electrical model Simulation Formal verificationDesign for test Synthesis Functional model LayoutInterconnect Hierarchical design Physical model

13 Detailed picture for ALF

14 Motivation for ALF VDSM technology enables larger designs and requires knowledge of more physical and electrical details –more abstract models required –models must capture pertinent electrical and physical data –models must be efficient for design and analysis As design tools and flows become more complex, preparation of technology libraries becomes more expensive –Multiple library representations for increasing number of tools –Tool-specific libraries change versions frequently

15 Motivation for ALF (continued) Advantages of a standard library model description –reduce the cost and increase the quality of the library –less time and resources required for creation and validation –facilitate tool interoperability –leverage 3rd party library sources –enable design tools to keep pace with evolving technology spec

16 Motivation for ALF (continued) Design tools do not work in isolation any more –logical design tools are aware of layout (“physical synthesis”) –layout tools are aware of electrical constraints (timing, power, crosstalk, voltage drop) –Performance optimization tools must respect reliability and manufacturability constraints (electromigration, antenna) –DFT tools not only for functional correctness, but also electrical correctness (delay faults, severe voltage drop) As a consequence, a comprehensive and coherent modeling approach is required