1 Module and stave interconnect Rev. sept. 29/08.

Slides:



Advertisements
Similar presentations
LBNL PIXEL IPHC 2009_06_LG1 Flex Cable Development The development of the flex cable for sensor readout and control is envisioned as a 4 stage process.
Advertisements

Module design for B-layer replacement V.1. Bare Module dimensions mm Active area mm mm Footprint mm stack 200um chip 20um bumps.
2x2 module & stave layouts. 2 options “Small chip” “Big chip” Boundary between “small” and “big” is determined by the 6” sensor wafer layout that must.
M.PEGORARO Grounding Workshop 24th Jan 08 DT GROUNDING & SHIELDING Presented by A. BENVENUTI.
Layer 0 Grounding Requirement in terms of noise performance Grounding/Shielding studies with L0 prototype Summary Kazu Hanagaki / Fermilab.
I.Tsurin Liverpool University 08/04/2014Page 1 ATLAS Upgrade Week 2014, Freiburg, April 7-11 I.Tsurin, P.Allport, G.Casse, R.Bates, C. Buttar, Val O'Shea,
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
General needs at CERN for special PCB’s Philippe Farthouat CERN.
November Vertex 2002 Kazu Hanagaki1 Layer 0 in D0 Silicon Tracker for run2b Kazu Hanagaki / Fermilab for D0 run2b Silicon Tracker group Motivation.
1 Module and stave interconnect Rev. sept. 29/08.
Geometry of the Tracker in the Flight Instrument The following slides present an overview of the geometry of the tracker. Dimensions corresponding to constants.
Interconnection and Packaging in IBM Blue Gene/L Yi Zhu Feb 12, 2007.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
M. Gilchriese Local Support R&D Update ATLAS Pixel Upgrade Meeting April 9, 2008 M. Cepeda, S. Dardin, M. Garcia-Sciveres, M. Gilchriese and R. Post LBNL.
1 CARRIER BUS LAYOUT(a) ± 193 mm ladder1ladder mm mm Pixel chip Michel Morel EP/ED 09/ x 425µ 256 x 50µ Decoupling capacitors
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
ATLAS Tracker Upgrade Stave Collaboration Workshop Oxford 6-9 February 2012 ABC 130 Hybrid.
Current ILC work at Fermilab Electrical Engineering Dept.
13 Dec. 2007Switched Capacitor DCDC Update --- M. Garcia-Sciveres1 Pixel integrated stave concepts Valencia 2007 SLHC workshop.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
NA62 GigaTracKer Working Group meeting Integration and GTK-carrier PCB design April 9, 2013 Michel Morel.
1 Physics of Compressed Baryonic Matter 12 th CBM Collaboration Meeting R&D ON MICRO-CABLES FOR BABY SENSOR RADIATION TEST MODULE October , 2008.
1 WP3 Bi-Weekly Meeting Activities at Liverpool 1.Evaluation of Compact DCDC converter Designed to match up to an ABC130 module 2.Status of FIB’d hybrid/module.
1 SiLC sensors for the LP-TPC Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
M.Oriunno, SLAC Stave cable and module options. M.Oriunno, SLAC Background - module The IBL electrical unit for data output is a single chip The use of.
EE415 VLSI Design 1 The Wire [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Light weight readout cable simulations for inner barrel pixel readout
HV connection for a Common GEM foil design Aiwu Zhang
EP/ED group meeting1 ALICE PIXELS DETECTOR.
VG1 i T i March 9, 2006 W. O. Miller ATLAS Silicon Tracker Upgrade Upgrade Stave Study Topics Current Analysis Tasks –Stave Stiffness, ability to resist.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Design of a readout system for RPCs Olu Amoda2 The LODEN Group The group is an association of Fermilab scientists who teamed up to build a cosmic ray.
Design Discussion of Mechanical / Electrical Interfaces Bill Cooper (Fermilab) (Layer 1) VXD.
1 4 PCB: LEFT TOP 115 channels, LEFT BOTTOM (115), RIGHT TOP (106), RIGHT BOTTOM (106). For LEFT TOP board 115 channels we have: 115 smd connectors (AMP.
Grounding Studies Metal box sensor SVX4/hybrid Analog cable GND(20W)
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Low Mass Rui de Oliveira (CERN) July
VLSI INTERCONNECTS IN VLSI DESIGN - PROF. RAKESH K. JHA
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
Proposal for LST-based IFR barrel upgrade Roberto Calabrese Ferrara University Workshop on IFR replacement, SLAC, 11/14/2002.
Chapter 4: Secs ; Chapter 5: pp
SP & DC-DC Considering the benefits of combining serial powering and DC-DC conversion technologies in powering ATLAS SCT upgrade modules & staves Richard.
EOS and type I Prototype Service Modules Mike Dawson (Oxford), Rob Gabrielczyk (RAL), John Noviss (RAL) 19 th January 2015 ATLAS Upgrade Activities, Oxford.
RICH2 support and cooling mechanics status update Massimo Benettoni July 30,
Smart software for high-frequency design 1 HFSS Ports: Sizing ò A port is an aperture through which a guided-wave mode of some kind propagates n For transmission.
Estimated total mass of new Beam Pipe and IBL package Y. Gusakov 3/2/2010.
LV-HV cable reuse for the Si Tracker Being worked out with S. Wenig.
FGT Magnet C Assembly metric tons (59 US tons) -100mm thick steel plates -6.6m high x 3.1m wide x 1m deep (outer dimensions) -5m high x 2.25m wide.
SVD Cables & Pipes Markus Friedl (HEPHY Vienna) B2GM, 24 July 2012.
Transmission Line Studies Need to understand data transmission at 640 Mbps along bus tape. Analytic formulae FEA calculations from Roy. Network analyser.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Marc Anduze first drawings of Ecal eudet module COPIED FROM : Marc Anduze PICTURES FROM : CALICE/EUDET electronic meeting – CERN – 12 July 07.
Stave Emulator for sLHC Prototyping L. Gonella, A. Eyring, F. Hügging, H. Krüger Physikalisches Institut, Uni Bonn.
De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.
Mauro Citterio, Fabrizio Sabatini
Status and plans for the pigtails
Preliminary thoughts on SVT services
Update of MVD services and requests
ob-fpc: Flexible printed circuits for the alice tracker
HPS Motherboard Electronic Design
High Current Direct Current (HCDC) Superconductor Cable
Outer Endcap External Bus tape
FPC panel 8in x 12in 28/09/2017.
Manufacturing Processes
Presentation transcript:

1 Module and stave interconnect Rev. sept. 29/08

2 Outer Stave layout … End of stave card serves 8 modules (half a stave) along Z Stave has 32 modules total, 16 on each face. 8 modules connected to 1 stave card via stave cable. Cable is pre-assembled on stave (4 cables per stave). Modules are loaded on top of cable and connected down to it with a connector similar to present PP0 connector, but smaller. Module on back

3 4-chip outer stave module Active area Flex pigtail (connector plugs into page)‏ Pixel orientation Flex down to chip w-bonds Flex hybrid on top of sensor (vertical inter-chip gap 0.1mm)‏

4 Loaded module side view 20 position connector would be used. Replace dimension by 6.52 glue chips sensor flex connector Compressed scale 1.0 mm stiffener Hirose DF30 series 0.4mm contact pitch

5 12mm1.5mm X8 HV-ret HV-1-2 HV-3-4 HV-5-6 NTC Out-1 Out-2 HV-7-8 Multi- drops Layer 1: Signals (1/4 oz copper)‏ Layer 2: Power and return (25um aluminum)‏ ground ref. +LV x8 DC-DC 2-layer Stave cable layout -LV x8 (trace width varies such that each module sees the same cable resistance)‏...

6 LV voltage drops For the case of parallel power each module has 2 aluminum traces, supply and return By making the traces fill the complete stave width (see figure previous page) each module can “see” the same number of squares to the end of stave For an 8-module stave (4-chip modules per slide 3) each module would see 200 squares (one-way)‏ Using chip current of 0.6A, and 1.5mW/square (typical for 25um Al foil) this gives a round trip voltage drop of 0.6V for direct power distribution. The relative cable power loss is 0.6/1.5 = 40%. => thicker conductor needed If x2 DC-DC converters are used inside the chip, the current is reduced in half. The voltage drop becomes 0.3V and the relative cable power loss 0.3/3.3 = 9% (note that there is an additional 10% loss from the converter efficiency, so the cable + DC-DC power overhead is 19%). => 25um Al is OK

7 Stave cable notes All copper traces are 100um wide. To keep to one copper layer, for bias voltage one supply per 2 modules is assumed with common return (note for serial power common return would not work)‏ The differential strip-line geometry makes use of the stave carbon facing (bottom) and the aluminum power layer (top)‏ With 75um layer-layer spacing and dielectric constant ~4, the expected impedance is ~75ohms. Carbon fiber ¼ oz. copper Al power layer 75um

8 Stave section (not to scale)‏ showing cable copper (red) and aluminum (blue)‏ Center line glue Polyimide substrate inter-layer cover layer aluminum copper chips sensor glue facing foam Flex hybrid