BASIC INPUT AND OUTPUT INTERFACING.  8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus,

Slides:



Advertisements
Similar presentations
IO Interfaces and Bus Standards. Interface circuits Consists of the cktry required to connect an i/o device to a computer. On one side we have data bus.
Advertisements

Computer Architecture
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Parul Polytechnic Institute
The Intel 8255 Programmable Peripheral Interface chip is used to give the microprocessor (8088) access to programmable input/ output devices. It has three.
Microprocessor Dr. Rabie A. Ramadan Al-Azhar University Lecture 4.
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
Engineering 4862 Microprocessors Lecture 23 Cheng Li EN-4012
82C55 82C55 Programmable Peripheral Interface Interfacing Part III.
COMP3221: Microprocessors and Embedded Systems Lecture 17: Computer Buses and Parallel Input/Output (I) Lecturer: Hui.
Chapter 2 Microprocessor Architecture
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
The 8085 Microprocessor Architecture. Contents The 8085 and its Buses. The address and data bus ALU Flag Register Machine cycle Memory Interfacing The.
I/O Unit.
1 TK2633TK Microprocessor Architecture DR MASRI AYOB.
P Address bus Data bus Read-Only Memory (ROM) Read-Write Memory (RAM)
Input-Output Problems L1 Prof. Sin-Min Lee Department of Mathematics and Computer Science.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
INPUT-OUTPUT ORGANIZATION
Microcomputer & Interfacing Lecture 2
DEEPAK.P MICROPROCESSORS AND APPLICATIONS Mr. DEEPAK P. Associate Professor ECE Department SNGCE 1.
Memory and I/O Interfacing
Khaled A. Al-Utaibi  Intel Peripheral Controller Chips  Basic Description of the 8255  Pin Configuration of the 8255  Block Diagram.
CPU Interfacing Memory.
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
Address Decoding Memory/IO.
Computer Architecture
Fig 8-4 p-341. S 5 =IF flag (interrupt Enable). S 6 =0 always.
MICROPROCESSOR INPUT/OUTPUT
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Port Mapped I/O.
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
Basic I/O Interface A Course in Microprocessor
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
Lecture 13 Basic I/O Interface
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
Microcontroller based system design Asst. Prof. Dr. Alper ŞİŞMAN.
Input/Output Interface Circuits and LSI Peripheral Devices
8086/8088 Hardware Specifications Power supply:  +5V with tolerance of ±10%;  360mA. Input characteristics:  Logic 0 – 0.8V maximum, ±10μA maximum;
Computer Architecture Lecture 9 by Engineer A. Lecturer Aymen Hasan AlAwady 10/2/2014 University of Kufa - Information Technology Research and Development.
Eng.Samra Essalaimeh Philadelphia University 2013/ nd Semester PIC Microcontrollers.
Khaled A. Al-Utaibi  Memory Interface and the 3 Buses  Interfacing the 8088 Processor  Interfacing the 8086 Processor  Interfacing.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Input-Output Organization
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
INTRODUCTION.  Upon completing this topic, you should be able to: Illustrate a basic elements of digital computer system and their functions, Depicts.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
Programmable Peripheral Interface Parallel port Interface 8255
Computer Architecture Lecture 6 by Engineer A. Lecturer Aymen Hasan AlAwady 1/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
MICROPROCESSORS AND APPLICATIONS
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Khaled A. Al-Utaibi  I/O Ports  I/O Space VS Memory Space  80x86 I/O Instructions − Direct I/O Instructions − Indirect I/O Instructions.
I/O Interface. INTRO TO I/O INTERFACE I/O instructions (IN, INS, OUT, and OUTS) are explained. Also isolated (direct or I/O mapped I/O) and memory-mapped.
ECE 353 Introduction to Microprocessor Systems Michael J. Schulte Week 9.
8085 Microprocessor: Architecture & Support Components.
Microprocessors 3 Buses, Addresses and Machine Cycles 1 Modified April 2011 ©Paul R. Godin prgodin gmail.com.
MICROPROCESSOR AMARTYA ROY-72 ANGSHUMAN CHATTERJEE-80 ASHISH LOHIA-70 MOLOY CHAKRABORTY-60.
B ASIC I NTERFACING C ONCEPTS ( CONT.) L ECTURE 2 Gunjeet Kaur Dronacharya Group of institutions.
The 8085A is a general-purpose microprocessor with low hardware overhead requirements. Within the 8085A are contained the functions of clock generation,
STUDY OF PIC MICROCONTROLLERS.. Design Flow C CODE Hex File Assembly Code Compiler Assembler Chip Programming.
Microprocessor Communication and Bus Timing
Interfacing I/O Devices
The 8085 Microprocessor Architecture
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Interfacing Memory Interfacing.
Parallel communication interface 8255
The 8085 Microprocessor Architecture
Chapter 4 Introduction to Computer Organization
Microprocessor I 7/18/2019.
Presentation transcript:

BASIC INPUT AND OUTPUT INTERFACING

 8085A communicate with outside world using the I/O devices.  Since memory and I/O devices share the system bus, therefore, only one device can active or communicate with 8085A in one time.  To active one device in one time, the decoding circuit is required.  The input of the decoding circuit are address bus and IO/M signal.  This topic will discuss about the technique used to interface the I/O devices with 8085A and how to design the decoding circuit.

 Upon completing this topic, you should be able to: Explain the differences between peripheral- mapped and memory-mapped I/O techniques Design a decoder circuit for I/O devices using peripheral-mapped I/O techniques

 Unlike modern microprocessors, the 8085A microprocessor has two address spaces.  A 16-bit address space, nominally for memory devices (memory map)  An 8-bit address space, nominally for input/output devices (I/O map)  The two address spaces are distinguished by the processor by the state of the IO/M status line. Memory MapI/O Map

 Memory and I/O map shows all the possible address in a microprocessor system and what they are assigned to.

 For interfacing I/O devices, a latch is used for an output port and a tri-state buffer is used for an input port

 Another option is to use PPI 8255A – a support chip that sets up multiple parallel I/O ports that are programmable

 The I/O device can be interfaced with 8085 microprocessor using two approach: i. Memory-mapped  Use Memory Map to define the I/O address  Assume I/O devices is a part of memory system or I/O map is a part of the memory map ii. Peripheral-mapped  Connecting I/O devices using difference address range  I/O Map is separated from memory map  The IO/M signals used to distinguish between these two methods

 The I/O device is identified by 16-bits address (A 15 – A 8 and AD 7 – AD 0 )  Defining them same as memory location  Use memory instructions to read and write the I/O devices  Execution of these instructions will force the IO/M signal goes low (“0”) to indicate that microprocessor is accessing the memory

 The device is identified using 8-bits address (A 15 – A 8 or AD 7 – AD 0 )  Used IN and OUT instructions for data transfer IN  input data from the input device OUT  output data to output device  Execution of these instructions will force the IO/M signal goes high (“1”) to indicate that microprocessor is accessing the I/O device

 Advantage It does not use any of the memory address range  Disadvantage Only I/O instructions can be used when addressing I/O devices

 Either the high-order bus (A 15 – A 8 ) or the demultiplexed low-order bus (AD 7 – AD 0 ) can be decoded to generate the pulse corresponding to the address of the bus.  The 8085A places the device address (port number) on the demultiplexed low-order and high-order address bus when executing an IO instruction (recall IO Read and IO Write machine cycle).  The device address pulse is ANDed with the appropriate control signal to select the IO port

1. Draw I/O Map 2. Draw an address decoding table 3. Draw a decoding circuit  Using combinational circuit (suitable for a small I/O devices)  Using address decoder circuit

 Design a decoding circuit to interface the I/O devices using the following I/O map.

2. Draw an address decoding table DeviceAddA7A7 A6A6 A5A5 A4A4 A3A3 A2A2 A1A1 A0A0 040H H H CH H H H CH

3. Draw a decoding circuit  Using address decoder circuit

 Design a decoding circuit to interface a PPI 8255A to 8085A microprocessor. The base address for the 8255A is 80H.

 Expend your design by adding two more PPI 8255A. The base address for the new 8255A are A0H and C0H respectively.