Napoli October 2007 WG3 - Pierre Edelbruck FAZIA WG3 – Front End Electronics.

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
ESODAC Study for a new ESO Detector Array Controller.
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
CHL -2 Level 1 Trigger System Fully Pipelined Custom ElectronicsDigitization Drift Chamber Pre-amp The GlueX experiment will utilize fully pipelined front.
Alice EMCAL Meeting, July 2nd EMCAL global trigger status: STU design progress Olivier BOURRION LPSC, Grenoble.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
DSP online algorithms for the ATLAS TileCal Read Out Drivers Cristobal Cuenca Almenar IFIC (University of Valencia-CSIC)
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Investigation for Readout Electronics of WAC in LHAASO Shubin Liu University of Science & Technology of China April 22nd, 2009.
U niversity of S cience and T echnology of C hina Design for Distributed Scheme of WCDA Readout Electronics CAO Zhe University of Science and Technology.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
1 S. E. Tzamarias Hellenic Open University N eutrino E xtended S ubmarine T elescope with O ceanographic R esearch Readout Electronics DAQ & Calibration.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Hall A DAQ status and upgrade plans Alexandre Camsonne Hall A Jefferson Laboratory Hall A collaboration meeting June 10 th 2011.
MR (7/7/05) T2K electronics Beam structure ~ 8 (9?) bunches / spill bunch width ~ 60 nsec bunch separation ~ 600 nsec spill duration ~ 5  sec Time between.
ICARUS General Trigger Design Contributions from: M.Della Pietra, A.Di Cicco, P.Di Meo, G.Fiorillo, P.Parascandolo, R.Santorelli, P.Trattino B.Baboussinov,
21-Aug-06DoE Site Review / Harvard(1) Front End Electronics for the NOvA Neutrino Detector John Oliver Long baseline neutrino experiment Fermilab (Chicago)
Parallel Data Acquisition Systems for a Compton Camera
W.Skulski APS April/2003 Eight-Channel Digital Pulse Processor And Universal Trigger Module. Wojtek Skulski, Frank Wolfs University of Rochester.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
NUMI Off Axis NUMI Off Axis Workshop Workshop Argonne Meeting Electronics for RPCs Gary Drake, Charlie Nelson Apr. 25, 2003 p. 1.
January 31, MICE DAQ MICE and ISIS Introduction MICE Detector Front End Electronics Software and MICE DAQ Architecture MICE Triggers Status and Schedule.
12GeV Trigger Workshop Christopher Newport University 8 July 2009 R. Chris Cuevas Welcome! Workshop goals: 1.Review  Trigger requirements  Present hardware.
HBD electronics status All the ADC and XMIT boards are installed. –Top 3 crates are for the ADC, XMIT boards –Bottom crate is for test pulse boards/future.
01/04/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
L.Royer– Calice LLR – Feb Laurent Royer, J. Bonnard, S. Manen, P. Gay LPC Clermont-Ferrand R&D pole MicRhAu dedicated to High.
Status of TRD Pre-trigger System K. Oyama, T. Krawutschke, A. Rausch, J. Stachel, P. von Walter, R. Schicker and M. Stockmeier for the T0, V0, and TRD.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Jefferson Laboratory Hall A SuperBigBite Spectrometer Data Acquisition System Alexandre Camsonne APS DNP 2013 October 24 th 2013 Hall A Jefferson Laboratory.
L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.
DAQ Subsystem Christopher Crawford University of Kentucky Robert Grzywacz University of Tennessee April DoE, Germantown MD.
A commercially available digitization system Fotiou Andreas Andreas Fotiou.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
DAQ 1000 Tonko Ljubicic, Mike LeVine, Bob Scheetz, John Hammond, Danny Padrazo, Fred Bieser, Jeff Landgraf.
DAQ Selection Discussion DAQ Subgroup Phone Conference Christopher Crawford
Vladimir Zhulanov for BelleII ECL group Budker INP, Novosibirsk INSTR2014, Novosibirsk 2014/02/28 1.
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
Analog Trigger for CTA MST CTA MST Trigger & Integration Meeting Berlin, 7 November 2011 Luis A. Tejedor on behalf of GAE-UCM, IFAE & CIEMAT groups 1.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
The LHCb Calorimeter Triggers LAL Orsay and INFN Bologna.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Status of the ECL DAQ subsystems
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
A General Purpose Charge Readout Chip for TPC Applications
ETD meeting First estimation of the number of links
CTA-LST meeting February 2015
Designing electronics for a TOF Forward PID for SuperB D. Breton & J
DCH FEE 28 chs DCH prototype FEE &
PADME L0 Trigger Processor
Trigger, DAQ, & Online: Perspectives on Electronics
A First Look J. Pilcher 12-Mar-2004
Front-end electronic system for large area photomultipliers readout
Status of n-XYTER read-out chain at GSI
Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007
TPC electronics Atsushi Taketani
PID electronics for FDIRC (Focusing Detector of Internally Reflected Cherenkov light) and FTOF (Forward Time of Flight) Christophe Beigbeder and Dominique.
BESIII EMC electronics
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
PID meeting Mechanical implementation Electronics architecture
RPC Electronics Overall system diagram Current status At detector
Readout electronics system for Laser TPC prototype
Presentation transcript:

Napoli October 2007 WG3 - Pierre Edelbruck FAZIA WG3 – Front End Electronics

Napoli October 2007 WG3 - Pierre Edelbruck Digital Electronics Dual channel preamplifier Simultaneous charge and current outputs Charge: energy and timing information High speed, High resolution digitization (100 Ms/s 14 bit) Energy extraction through digital shaping Timing extraction through pulse shape analysis Digital trigger Current: pulse shape analysis Ultra High speed digitization (2 Gs/s)

Napoli October 2007 WG3 - Pierre Edelbruck Channel structure

Napoli October 2007 WG3 - Pierre Edelbruck Digital Electronics Advantages: High flexibility through VHDL / Software programming Possible sophisticated trigger algorithms “Pretrigger” capability: past information still available after trigger Reduced or no dead time Hardware ADC Linear Technology LTC 2254 (100 MHz, 200 MHz available) FPGA Xilinx - Spartan III Up to 5 Million gates Embedded memory (1872 kbit = 100 kword = MHz) Arithmetics DSP ADSP-2191 (single chip 16 bit) Analog pipeline:1236 samples, 2 Gs/s, 50 Ms/s (25 µs)

Napoli October 2007 WG3 - Pierre Edelbruck Project Status 2 prototypes built in Jointed development in Florence and Orsay VHDL and software VHDL Interfaces with DSP, VME, stand alone USB Handling of the Analog Pipeline Various housekeeping tasks: offset compensation etc. Storage and readout of both charge and current waveforms Hardware, continuous, trapezoidal shaping Fast trigger with fast trapezoidal filter High speed analog inspection line (100 Ms/s DAC)

Napoli October 2007 WG3 - Pierre Edelbruck Project Status Software Stand alone development bench (USB-Labview) Noise evaluation module (ENOB calculation) Calibration of the analog pipeline Hardware for the Legnaro experiment VME carrier boards 8 FEE boards, revised PCB PACI with patch panels

Napoli October 2007 WG3 - Pierre Edelbruck

Napoli October 2007 WG3 - Pierre Edelbruck

Napoli October 2007 WG3 - Pierre Edelbruck

Napoli October 2007 WG3 - Pierre Edelbruck

Napoli October 2007 WG3 - Pierre Edelbruck Trigger

Napoli October 2007 WG3 - Pierre Edelbruck Energy shaper

Napoli October 2007 WG3 - Pierre Edelbruck Global System Architecture 1 telescope = 2 Si + 1 CsI (photodiode) Single telescope area = 20 x 20 mm 2 Coverage = 4  If R detector = 1000 mm  telescopes If R detector = 500 mm  telescopes  preamp (if no PD)  analog channels

Napoli October 2007 WG3 - Pierre Edelbruck System architecture Massive channel count requires (some) organisation Tree structure proposed Bottom level = detector with front end electronics Intermediate level = regional : gather FEE information Top level = DAQ & global trigger Objective: Reduction of the connection count Closer to the top of the hierarchy = less wires ! Possibly push the entire bottom level INSIDE the vacuum chamber Positive side effect: Very short analog path from PA to ADC

Napoli October 2007 WG3 - Pierre Edelbruck System Architecture Detector level Regional level Data & trigger processing regional boards 1000 FEE telescopes DAQ + Global trigger FEE PACI

Napoli October 2007 WG3 - Pierre Edelbruck Module for 4 telescopes

Napoli October 2007 WG3 - Pierre Edelbruck Issues A few issues to work on … High power to be evacuated through conductive heat sink Any decision about neutrons ? Data and trigger path to be designed Can we design a hierarchical trigger system ? Nota bene The thermal issue is critical and requires a careful design Wiring issues will have to be solved anyhow coaxial cables are not transparent to neutrons either

Napoli October 2007 WG3 - Pierre Edelbruck Architecture shopping list Angular resolution as a function of  and  Counting rate as a function of  and  Resolution for Time of flight (100 ps ?) Modularity Do all telescopes look the same ? (shape & size) Do we want to remove / replace a section ? Energy range and resolution Do we have (or can we be) ancillaries ? Do we want transparency ? If yes, what is transparency ?

Napoli October 2007 WG3 - Pierre Edelbruck Trigger First Reflections (MF Rivet) Trigger must be hardwired Asynchronous mode: local trigger + global validation Path should be fast in both directions (dead time reduction) Organization Multiplicity based on telescopes (not just single detectors)  Three detectors in the telescope managed by the same unit  All three sets of parameters always recorded Coincidence window ~ ns Validation time < µs, Star distribution Clever telescope grouping in order to balance counting rates

Napoli October 2007 WG3 - Pierre Edelbruck Trigger Miscellaneous More elaborated information may be useful (additional threshold) Need for a slow trigger to accommodate ancillary detectors or elaborated software trigger Nature of the trigger information packet to be defined Trigger system must be fast with dedicated lines Pulser Avoid firing all telescopes at the same time ! Other lines also required Clock RF …

Napoli October 2007 WG3 - Pierre Edelbruck Trigger Giacomo’s note 1 Local Trigger - Global Validation scheme Only those detectors who have fired transmit data Fine timing (100 ps) performed offline 2 Local trigger to be fast and low threshold Use digital filtering to lower threshold Walk should be kept low (CDF ?) 3 Multiplicity is not enough A rough estimate of the energy would help Position information is also important, also how many stages in the telescope have fired Necessity of a programmable “trigger box”  Program based on the nature of the experiment

Napoli October 2007 WG3 - Pierre Edelbruck Trigger 5 Refinement An intermediate energy shaping could be performed, leading to a lower threshold, information available after local trigger but before validation. 6 How do we physically organize the up and downstream communication path ? 7 What hardware ? Why not an optical fiber. 8 Dead time and event recognition Event-counter and/or time stamp required ?

Napoli October 2007 WG3 - Pierre Edelbruck Trigger Comments on Giacomo’s notes (Pierre) System is fully digital Past information fully available for several µs Front End never stops working  No dead time (with the exception of the MAR chip)  Latency exists but should not hurt Dead-time, Latency, Walk and Spread are four different things Walk may reduce coincidence quality  digital DFC to be designed. Spread is more complicated No strong real time requirement if events clearly dated Time stamping with 10 ns resolution to be implemented Required unique clock source for the whole system

Napoli October 2007 WG3 - Pierre Edelbruck Trigger A meeting in Florence