Status Report 2010.8.6 Atsushi Nukariya. FPGA training course ・ I solved 15 problems which are proposed by Uchida-san. ・ I used above circuit board. FPGA.

Slides:

Advertisements

Similar presentations

VHDL Design of Multifunctional RISC Processor on FPGA

Advertisements

Computer Architecture CS 215

Lecture 23: Registers and Counters (2)

1ASM Algorithmic State Machines (ASM) part 1. ASM2 Algorithmic State Machine (ASM) ‏ Our design methodologies do not scale well to real-world problems.

Registers and Counters

Table 7.1 Verilog Operators.

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 7 – Registers.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

Programmable Interval Timer

Homework Reading Machine Projects Labs Tokheim Chapter 9.1 – 9.6

Lab 5 Shift Registers and Counters Presented By Neha Kumar but while we wait for that to happen…

11/16/2004EE 42 fall 2004 lecture 331 Lecture #33: Some example circuits Last lecture: –Edge triggers –Registers This lecture: –Example circuits –shift.

Railway Foundation Electronic, Electrical and Processor Engineering.

C.S. Choy1 SEQUENTIAL LOGIC A circuit’s output depends on its previous state (condition) in addition to its current inputs The state of the circuit is.

ENGIN112 L26: Shift Registers November 3, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 26 Shift Registers.

CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)

Registers and Counters

1 Sequential Circuits Registers and Counters. 2 Master Slave Flip Flops.

Flip-Flop Applications

1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 Presentation for.

Time Division Multiplexing School of Physics and Astronomy Department of Particle Physics Elissavet Papadima 29/5/2014.

CPE 169 Digital Design Laboratory Digilent Inc. Nexys Development Board.

Chapter 11 Laboratory Experiment

Last Mod: March 2014  Paul R. Godin Shift Registers Registers 1.1.

Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University Computer Aided Circuit Design.

Registers & Counters M. Önder Efe

F.F. - 18/07/ User Guide of the Input Trigger Multiplexer unit with input signal rate counters.

Prototype Test of SPring-8 FADC Module Da-Shung Su Wen-Chen Chang 02/07/2002.

7-6 단일 레지스터에서 Microoperation Multiplexer-Based Transfer  Register 가 서로 다른 시간에 둘 이상의 source 에서 data 를 받을 경우 If (K1=1) then (R0 ←R1) else if (K2=1) then.

Computer Organization & Programming Chapter 5 Synchronous Components.

Preliminary Design of FONT4 Digital ILC Feedback System Hamid Dabiri khah Queen Mary, University of London 30/05/2005.

Abdullah Said Alkalbani University of Buraimi

9/15/09 - L26 Shift RegistersCopyright Joanne DeGroat, ECE, OSU1 Shift Registers.

Sequential logic circuits

MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.

Teaching Digital Logic courses with Altera Technology

DIGITAL COMPONENTS. MULTIPLEXERS A multiplexer is a combinational circuit that receives binary information from one of 2 n input data lines and directs.

Lab Environment and Miniproject Assignment Spring 2009 ECE554 Digital Engineering Laboratory.

Instructor: Alexander Stoytchev CprE 281: Digital Logic.

Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.

Design at the Register Transfer Level Algorithmic State Machines 07.

Status report 2011/7/28 Atsushi Nukariya. Progress Progresses are as follows. 1. FPGA -> Analyze data from FPGA, and some revise point is found. 2. Software.

Status report 2011/7/15 Atsushi Nukariya. Progress Progresses are as follows. 1. GEMFE2 Chip -> The signal is seen. 2. FPGA -> Data format is changed.

Status report 2011/1/21 Atsushi Nukariya. Progress ・ Progresses are as follows. 1. I created wave form which Fusayasu-san showed. → Rearrange design.

Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.

EEL 3705 / 3705L Digital Logic Design

EKT 221 : Digital 2 COUNTERS.

Sequential Logic Counters and Registers

INTRODUCTION Overview of Shift Registers

Latches and Flip-flops

Flip-Flop Applications

Flip-Flop Applications

COE 202: Digital Logic Design Sequential Circuits Part 4

4-Bit Counter Spencer Canavan.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Principles & Applications

A register design with parallel load input

FIGURE 1: SERIAL ADDER BLOCK DIAGRAM

Switching Theory and Logic Design Chapter 5:

Digital Logic Department of CNET Chapter-6

Digital Logic Department of CNET Chapter-6

Lecture 17 Logistics Last lecture Today HW5 due on Wednesday

Outline Registers Counters 5/11/2019.

Registers and Counters

Reference Chapter 7 Moris Mano 4th Edition

Presentation transcript:

Status Report Atsushi Nukariya

FPGA training course ・ I solved 15 problems which are proposed by Uchida-san. ・ I used above circuit board. FPGA Download connector Power DIP switch NIM output NIM input DAC ADC LED Mode selection

Tool ・ I learned how to use Xilinx ISE Design Suite 11 which is circuit design software, and Veritak which is Verilog HDL simulator. ・ I solved 15 problems using Xilinx ISE Design Suite 11.

Problem 1. Display on LED the value of DIP switch. 2. Make two input XOR (eXclusive OR) without using operator xor. 3. Detect the state that the input value is 5. ( This means DIP switch is )

Problem 4. Detect the state that the input value is above Detect the state that the input value is above Make two input MUX (MUltipleXer).

Problem 7. Make two input 2bit MUX.

8. Make 2 clock division circuit using D-type flip flop. Problem 9. Make 8bit shift register.

10. Make 4bit circuit of parallel to serial conversion. Problem 11. Make circuit of sample and hold.

Problem 12. Make 6bit sexagesimal number counter. 13. Make 6bit sexagesimal number counter with enable signal.

14. Make 2bit counter. Problem 15. Make stopwatch.

Stopwatch –Specification- ・ Display minutes on two LEDs. ・ Display seconds on six LEDs. ・ Start when DIP switch No.1 switch on. ・ Stop when DIP switch No.2 switch on.

Stopwatch –State machine- Independence Hold Clear Count DIP switch 1 on DIP switch 2 on DIP switch 1 off DIP switch 2 off DIP switch 1 on DIP switch 1 off DIP switch 2 off

Stopwatch –Completion(?)- ・ I finished making stopwatch. However it is necessary to output the register used for the state machine somewhere. ( For example, NIM output. ) → Uchida-san thought that description of state machine is not suitable for Xilinx ISE Design Suite 11.

Next step ・ Reconsidering state machine. ・ Uchida-san proposed some problems. 1. Pulse generator 2. ROM 3. RAM 4. Display text on LCD 5. Trigger ・ I’m interested about the method of installing linux on FPGA. So, I heard the circuit design from M2 student who belongs to other laboratories.