Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Silicon on Insulator Advanced Electronic Devices Karthik Swaminathan.
Savas Kaya and Ahmad Al-Ahmadi School of EE&CS Russ College of Eng & Tech Search for Optimum and Scalable COSMOS.
by Alexander Glavtchev
Alain Espinosa Thin Gate Insulators Nanoscale Silicon Technology PresentersTopics Mike DuffyDouble-gate CMOS Eric DattoliStrained Silicon.
Resonant Tunnelling Devices A survey on their progress.
Metal Oxide Semiconductor Field Effect Transistors
Derek Wright Monday, March 7th, 2005
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Simulations of sub-100nm strained Si MOSFETs with high- gate stacks
High-K Dielectrics The Future of Silicon Transistors
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Zhang Xintong 11/26/2014 Process technologies for making FinFETs.
Carrier mobility enhancement in strained silicon germanium channels
SOI BiCMOS  an Emerging Mixed-Signal Technology Platform
Miniaturizing Computers: Evolution of Processors
Outline Introduction – “Is there a limit?”
J. H. Woo, Department of Electrical & Computer Engineering Texas A&M University GEOMETRIC RELIEF OF STRAINED GaAs ON NANO-SCALE GROWTH AREA.
Optional Reading: Pierret 4; Hu 3
Semiconductor Devices 22
Lecture 19 OUTLINE The MOSFET: Structure and operation
EE 466: VLSI Design Lecture 03.
Transistors Three-terminal devices with three doped silicon regions and two P-N junctions versus a diode with two doped regions and one P-N junction Two.
Philip Kim Department of Physics Columbia University Toward Carbon Based Electronics Beyond CMOS Devices.
CMOS Scaling Two motivations to scale down
Course Overview ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 8, 2004.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Basic MOSFET I-V characteristic(1/3) High circuit operation speed  large I ON small Subthreshold Slope (SS) Low power consumption  small I OFF (Silicon-on-insulator.
Figure 9.1. Use of silicon oxide as a masking layer during diffusion of dopants.
December 2, 2011Ph.D. Thesis Presentation First principles simulations of nanoelectronic devices Jesse Maassen (Supervisor : Prof. Hong Guo) Department.
Limitations of Digital Computation William Trapanese Richard Wong.
Investigation of Performance Limits of Germanium DG-MOSFET Tony Low 1, Y. T. Hou 1, M. F. Li 1,2, Chunxiang Zhu 1, Albert Chin 3, G. Samudra 1, L. Chan.
指導教授:劉致為 博士 學生:魏潔瑩 台灣大學電子工程學研究所
Text Book: Silicon VLSI Technology Fundamentals, Practice and Modeling Authors: J. D. Plummer, M. D. Deal, and P. B. Griffin Class: ECE 6466 “IC Engineering”
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
1 BULK Si (100) VALENCE BAND STRUCTURE UNDER STRAIN Sagar Suthram Computational Nanoelectronics Class Project
PROJECT GUIDE GROUP MEMBERS Dr.B.GOPI,B.E.M.E.Ph.D P.MENAKA G.NIVEDHA M.PAVITHRA M.POORNIMA G.PRIYA 1.
© 2008, Reinaldo Vega UC Berkeley Top-Down Nanowire and Nano- Beam MOSFETs Reinaldo Vega EE235 April 7, 2008.
Lecture 23 OUTLINE The MOSFET (cont’d) Drain-induced effects Source/drain structure CMOS technology Reading: Pierret 19.1,19.2; Hu 6.10, 7.3 Optional Reading:
Application of Silicon-Germanium in the Fabrication of Ultra-shallow Extension Junctions of Sub-100 nm PMOSFETs P. Ranade, H. Takeuchi, W.-H. Lee, V. Subramanian,
Development of an analytical mobility model for the simulation of ultra thin SOI MOSFETs. M.Alessandrini, *D.Esseni, C.Fiegna Department of Engineering.
Organization Introduction Simulation Approach Results and Discussion
W E L C O M E. T R I G A T E T R A N S I S T O R.
Semiconductor Industry Milestones
Novel Metal-Oxide-Semiconductor Device
1 Materials Beyond Silicon Materials Beyond Silicon By Uma Aghoram.
Suppression of Random Dopant-Induced Threshold Voltage Fluctuations in Sub-0.1μm MOSFET’s with Epitaxial and δ-Doped Channels A. Asenov and S. Saini, IEEE.
MURI Plans March 27, 2005 S. E. Thompson
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Fowler-Nordheim Tunneling in TiO2 for room temperature operation of the Vertical Metal Insulator Semiconductor Tunneling Transistor (VMISTT) Lit Ho Chong,Kanad.
EE 4611 INTRODUCTION, 13 January 2016 Semiconductor Industry Milestones Very pure silicon and germanium were manufactured PN junction diodes.
The Fate of Silicon Technology: Silicon Transistors Maria Bucukovska Scott Crawford Everett Comfort.
Thermal Strain Effects in Germanium Thin Films on Silicon Travis Willett-Gies Nalin Fernando Stefan Zollner.
1 High-Performance Schottky Barrier MOSFET Horng-Chih Lin Department of Electronics Engineering & Institute of Electronics National Chiao Tung University.
Guided by: Prof.J.D.PRADHAN Submitted By: K.Anurag Regn no:
RTL Simulator for VChip 1999/11/11 이재곤. RTL Simulator for VChip  현재 상황 Compiled-code 로 변환 중  VBS 의 내장된 obj 파일을 이용하려 하였으나 제 대로 구현되어 있지 않음  Obj 파일 :
• Very pure silicon and germanium were manufactured
Contact Resistance Modeling and Analysis of HEMT Devices S. H. Park, H
by Alexander Glavtchev
Device Structure & Simulation
Contact Resistance Modeling in HEMT Devices
EE 4611 INTRODUCTION 21 January 2015 Semiconductor Industry Milestones
Nanowire Gate-All-Around (GAA) FETs
III-V P-Channel FET’s Mobility Issues
Strained Silicon MOSFET
Carbon Nanotube Diode Design
Mechanical Stress Effect on Gate Tunneling Leakage of Ge MOS Capacitor
PRESENTATION ON TRI GATE TRANSISTOR PREPARED BY: SANDEEP ( )
• Very pure silicon and germanium were manufactured
Strained Silicon Aaron Prager EE 666 April 21, 2005.
Presentation transcript:

Strain Effects on Bulk Ge Valence Band EEL6935: Computational Nanoelectronics Fall 2006 Andrew Koehler

2Outline Motivation Background –Strain –Germanium Simulation Results and Discussion Summary References

Andrew Koehler 3Motivation Moore’s Law –~ 0.7X linear scale factor – 2X increase in density / 2 years – Higher performance (~30% / 2 years) Approaching Fundamental Limits –“No Exponential is Forever” What is the solution? Ultimate CMOS Current CMOS EnergykTln(2)kT(10 4 ~10 5 ) Channel Length 1 nm100 nm Density10 14 /cm /cm 2 Power10 7 W/cm W/cm 2 Speed0.01 ps1 ps

Andrew Koehler 4 Solution: Novel Materials

Andrew Koehler 5 History of Strain 1954: Piezoresistance in silicon was first discovered by C. S. Smith (resistance change due to applied stress) 1980s: Thin Si layers grown on relaxed silicon–germanium (SiGe) substrates 1990s:High-stress capping layers deposited on MOSFETs were investigated as a technique to introduce stress into the channel 1990s:SiGe incorporated in the source and drain areas 2002:Intel uses strained Si in P4 processor

Andrew Koehler 6 What is Strain? Stress: Limit of Force/Area as Area approaches zero Strain: Fractional change in length of an object Distortion of a structure caused by stress Normal Stress Component Shear Stress Component Normal Strain Component Shear Strain Component

Andrew Koehler 7 What is Strain? Elastic Stiffness Coefficients (10 11 N/cm 2 ) Compliance Coefficients ( cm 2 /N) c11c12c44 Si Ge s11s12s44 Si Ge

Andrew Koehler 8 Strain Effect on Valence Band

Andrew Koehler 9 History of Germanium 1959:First germanium hybrid integrated circuit demonstrated. - Jack Kilby, Robert Noyce 1960:High purity silicon began replacing germanium in transistors, diodes, and rectifiers 2000s:Germanium transistors are still used in some stompboxes by musicians who wish to reproduce the distinctive tonal character of the "fuzz"-tone from the early rock and roll era. 2000s:Germanium is being discussed as a possible replacement of silicon???

Andrew Koehler 10 Why Did Si Replace Ge? Germanium’s limited availability High Cost Impossible to grow a stable oxide that could –Passivate the surface –Be used as an etch mask –Act as a high-quality gate insulator

Andrew Koehler 11 Novel Materials to the Rescue High-k Dielectric –Used as gate oxide –eliminate the issue that germanium’s native oxide is not suitable for nanoelectronics Atomic Layer Deposition (ALD) –HfO2 – ZrO2 –SrTiO3, SrZrO3 and SrHfO3 –ALD WN/LaAlO3/AlN gate stack

Andrew Koehler 12 Ge vs Other Semiconductors nMOS: GaAs is the best material pMOS: Ge is the best material

Andrew Koehler 13 Future of Ge in Nanoelectronics Researchers Believe –Combination of a Ge pMOS with a GaAs nMOS could be a manufacturable way to further increase the CMOS performance. Current Problems –Passivation of interface states –Reduction of diode leakage –Availability of high-quality germanium-on-insulator substrates

Andrew Koehler 14 k ∙ p method k ∙ p method was introduced by Bardeen and Seitz Kane’s model takes into account spin-orbit interaction –Ψ nk (r) = e ik∙r u nk (r) – u nk (r+R) = u nk (r) – Bloch function n refers to band k refers to wave vector Useful technique for analyzing band structure near a particular point k 0

Andrew Koehler 15 k ∙ p method Schrodinger equation Written in terms of u nk (r)

Andrew Koehler 16 Unstressed Band Structures Silicon Germanium

Andrew Koehler 17 Biaxial Compression 1 GPa Silicon Germanium

Andrew Koehler 18 Longitudinal Compression 1 GPa Silicon Germanium

Andrew Koehler 19 Band Splitting Ge Si Ge Si Biaxial Compression Longitudinal Compression

Andrew Koehler 20 Silicon Mass Change Longitudinal Compression In-Plane Out-of-Plane 80%

Andrew Koehler 21 Germanium Mass Change Longitudinal Compression In-Plane Out-of-Plane 90%

Andrew Koehler 22Summary –Strain –Germanium –Strained Germanium Compared to Silicon Unstressed Band Splitting –Biaxial Compression –Longitudinal Compression Mass Change - Longitudinal Compression –In-Plane –Out-of-Plane

Andrew Koehler 23References C. S. Smith, “Piezoresistance effect in germanium and silicon,” Phys. Rev., vol. 94, no. 1, pp. 42–49, Apr R. People, J. C. Bean, D. V. Lang, A. M. Sergent, H. L. Stormer, K. W. Wecht, R. T. Lynch, and K. Baldwin, “Modulation doping in GexSi1−x/Si strained layer heterostructures,” Appl. Phys. Lett., vol. 45, no. 11, pp. 1231–1233, Dec S. Gannavaram, N. Pesovic, and C. Ozturk, “Low temperature (800 ◦C) recessed junction selective silicon-germanium source/drain technology for sub-70 nm CMOS,” in IEDM Tech. Dig., 2000, pp. 437–440. S. E. Thompson and et al., "A Logic Nanotechnology Featuring Strained-Silicon," IEEE Electron Device Lett., vol. 25, pp , S. E. Thompson and et al., "A 90 nm Logic Technology: Part I - Featuring Strained Silicon," IEEE Trans. Electron Devices, W. A. Brantley, "Calculated Elastic Constants for Stress Problem Associated with Semiconductor Devices," J. Appl. Phys., vol. 44, pp , Semiconductor on NSM, URL O. Madelung, ed., Data in Science and Technology: Semiconductors-Group IV elements and III-V Compounds (Springer, Berlin, 1991).

Andrew Koehler 24 THANK YOU