ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has.

Slides:



Advertisements
Similar presentations
You have been given a mission and a code. Use the code to complete the mission and you will save the world from obliteration…
Advertisements

All Programmable FPGAs, SoCs, and 3D ICs
Advanced Piloting Cruise Plot.
© 2008 Pearson Addison Wesley. All rights reserved Chapter Seven Costs.
Copyright © 2003 Pearson Education, Inc. Slide 1 Computer Systems Organization & Architecture Chapters 8-12 John D. Carpinelli.
Chapter 1 The Study of Body Function Image PowerPoint
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 3 CPUs.
1 Copyright © 2010, Elsevier Inc. All rights Reserved Fig 2.1 Chapter 2.
ITRS Winter Conference 2006 The Ambassador Hotel Hsin Chu Taiwan 1 ITRS IRC/ITWG Meetings HsinChu December 4, 2006 UPDATED Linda Wilson
More than Moore ITRS Summer Meeting 2008 July 14, 2008 San Francisco, CA.
Slide ITRS Spring Meeting Sponsored by Infineon Technologies Philips Semiconductors STMicroelectronics.
ITRS Design ITWG ITRS Design + System Drivers Hsinchu, December 2006 Design ITWG Japan: Hiwatashi-san, Asada-san Taiwan: Chung-Ping Chen Europe:
ITRS Design ITWG ITRS Design + System Drivers July 9-10, 2012 Design ITWG Masaru Kakimoto (Japan) Juan-Antonio Carballo (USA) Gary Smith (USA) David.
1 PIDS 7/1/01 18 July 2001 Work In Progress – Not for Publication P. Zeitzoff Contributors: J. Hutchby, P. Fang, G. Bourianoff, J. Chung, Y. Hokari, J.
July 13, 2010ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
July 12, 2012ITRS public conference – San Francisco1 More-than-Moore Roadmapping Update.
Design and System Drivers Worldwide Design ITWG: T
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key messages: 1.- Software is now part of semiconductor technology roadmap 2.-
International Technology Roadmap for Semiconductors
ITRS Design ITWG ITRS Design + System Drivers December 3, 2010 Design ITWG 1.Software, system level design productivity critical to roadmap 2. Manufacturability.
ITRS Design + System Drivers July, 2010 Design ITWG Juan-Antonio Carballo Tamotsu Hiwatashi William Joyner Andrew Kahng Noel Menezes Shireesh Verma.
Litho ITRS Update Lithography iTWG December 2008.
UNITED NATIONS Shipment Details Report – January 2006.
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Jeopardy Q 1 Q 6 Q 11 Q 16 Q 21 Q 2 Q 7 Q 12 Q 17 Q 22 Q 3 Q 8 Q 13
Title Subtitle.
1 CREATING AN ADMINISTRATIVE DRAW REQUEST (OCC) Complete a Checklist for Administrative Draw Requests (Form 16.08). Draw Requests amount must agree with.
Exit a Customer Chapter 8. Exit a Customer 8-2 Objectives Perform exit summary process consisting of the following steps: Review service records Close.
My Alphabet Book abcdefghijklm nopqrstuvwxyz.
FACTORING ax2 + bx + c Think “unfoil” Work down, Show all steps.
Addition Facts
Year 6 mental test 5 second questions
BT Wholesale October Creating your own telephone network WHOLESALE CALLS LINE ASSOCIATED.
ABC Technology Project
EU Market Situation for Eggs and Poultry Management Committee 21 June 2012.
3 Logic The Study of What’s True or False or Somewhere in Between.
The scale of IC design Small-scale integrated, SSI: gate number usually less than 10 in a IC. Medium-scale integrated, MSI: gate number ~10-100, can operate.
©2004 Brooks/Cole FIGURES FOR CHAPTER 7 MULTI-LEVEL GATE CIRCUITS NAND AND NOR GATES Click the mouse to move to the next page. Use the ESC key to exit.
CS 6143 COMPUTER ARCHITECTURE II SPRING 2014 ACM Principles and Practice of Parallel Programming, PPoPP, 2006 Panel Presentations Parallel Processing is.
IP Multicast Information management 2 Groep T Leuven – Information department 2/14 Agenda •Why IP Multicast ? •Multicast fundamentals •Intradomain.
VOORBLAD.
Factor P 16 8(8-5ab) 4(d² + 4) 3rs(2r – s) 15cd(1 + 2cd) 8(4a² + 3b²)
Basel-ICU-Journal Challenge18/20/ Basel-ICU-Journal Challenge8/20/2014.
© 2012 National Heart Foundation of Australia. Slide 2.
Understanding Generalist Practice, 5e, Kirst-Ashman/Hull
Executional Architecture
Chapter 5 Test Review Sections 5-1 through 5-4.
ITRS Design ITWG Design and System Drivers Worldwide Design ITWG Key actions / messages: 1.Software, system level design productivity critical.
Addition 1’s to 20.
25 seconds left…...
Week 1.
Analyzing Genes and Genomes
We will resume in: 25 Minutes.
©Brooks/Cole, 2001 Chapter 12 Derived Types-- Enumerated, Structure and Union.
©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
Intracellular Compartments and Transport
A SMALL TRUTH TO MAKE LIFE 100%
1 Unit 1 Kinematics Chapter 1 Day
PSSA Preparation.
Immunobiology: The Immune System in Health & Disease Sixth Edition
Essential Cell Biology
How Cells Obtain Energy from Food
Energy Generation in Mitochondria and Chlorplasts
McGraw-Hill©The McGraw-Hill Companies, Inc., 2001 Chapter 16 Integrated Services Digital Network (ISDN)
From Model-based to Model-driven Design of User Interfaces.
ITRS Design.
Presentation transcript:

ITRS Roadmap Design + System Drivers Makuhari, December 2007 Worldwide Design ITWG Good morning. Here we present the work that the ITRS Design TWG has pursued in 2007, and describe the continuation of this work into our 2008 strategy.

Overview 1. More concise, precise design technology roadmap 2 Overview 1. More concise, precise design technology roadmap 2. More comprehensive set of drivers for diversified, system-driven industry 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver As this slides summarizes, we have been following a consistent successful strategy in the last years. There are two components to this strategy. First, we have been assembling a quantified Design Technology roadmap, one that resembles in structure the other non-Design chapters in our roadmap, a necessary improvement. Second, we have been assembling a comprehensive set of system drivers aligned by segment, thereby mirroring the increasing segmentation in the semiconductor industry. As you can see in the chart, we have been successful. Our Design Technology roadmap includes numerous metrics and carefully matching text sections in the Design Chapter. Our System Drivers chapter has been adding several new drivers over the last few years. This work, however, needs to continue and be updated yearly. Lastly, in 2007 we have started adding explicit content about More Than Moore and have started aligning our chip roadmap with the leading system roadmaps, specifically iNEMI. System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

This Talk: 2007 Details 2007 2006 2005 2004 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver Let’s go over our 2007 work, and how it drives into 2008 System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

ITRS Design + System Drivers 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver Let’s take a look at the Design Technology Roadmap, which over the last few years was formed. Unique in our industry by the way. System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

Design Chapter Sections: Improved, More Concise Format Target of 1/4 to 1/3 reduction of page count Three main portions: (a) Requirements table 1-2 pages. Includes subsection description, metric definitions, rationale for each number. Number of metrics:  10 (more subject to approval) (b) Solutions table 1 to 1.5 pages. Includes definitions for each solution, and rationale for each solution. Number of solutions:  10 (more subject to approval) (c) Mapping from challenges to solutions Maps challenges to solutions. Does not need to be 1-to-1. Any requirements with no solutions need explanation.  1 page. While we had already assembled a Design Technology Roadmap, in 2007 we did quite a few improvements and updates. We start with the “cosmetic” ones – specifically we have made a big effort to make the chapter more concise and consistent, with every section approximately the same size, including its text and its tables.

Design Technology Roadmap Improved Parameter Explanations Example: Logic / Circuit / Physical At the same time, we need to clarify very distinctly each parameter in our design technology requirement tables. As such, we have introduced fairly detailed description of most requirements in the chapter, thereby reaching a major improvement. This slide shows an example, a few requirements of the Logic/circuit/physical design section.

Design Technology Roadmap New Requirement-Solution Matching Tables Example: Logic / Circuit / Physical An additional approach to improve our chapter clarity - to clarify the sometimes complex relationships between requirements and solutions, we have introduced the requirement-solution matching tables for each section in the design chapter. This slides shows an example, the Logic/circuit/physical matching table, done in 2007.

Design Technology Roadmap New Requirement-Solution Matching Tables Example: Design For Manufacturability This slides shows another example, the DFM requirement-solution matching table in the design chapter.

New Software Design Roadmap Combined HW+SW Design Cost NRE cost for SW design to equal HW design  until design technology for SW issues is addressed SW cost HW cost But the changes are beyond cosmetic, clarifying, and content-reducing; we have definitely introduced a key component in modern chip design, especially its impact on design technology and design productivity: SOFTWARE. This slides illustrates the impact on design productivity in terms of design cost, decoupled into software and hardware. As a roadmap, we have realized that software cost will become a major factor in design cost in the next 10-15 years. However, if all predicted solutions are actually implemented, overall cost will still be roughly under control, or at least will not explode.

ITRS Design + System Drivers 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver Let’s go over the system drivers chapter, our work over the last years, and our 2008 work. System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

An Expanded Set of Drivers Will Direct An Increasingly Broad Industry Fabrics 2008 2008 2006 2007 2006 2006 2008 SW ? MPU PE(DSP) Memory This is the matrix we created to show how segment-based drivers and “fabrics” (horizontal and vertical respectively in the figure) are fundamentally connected parts of our system drivers roadmap. As you can see from the colors in the figure, we have been expanding segment by segment (office -> consumer protable  consumer stationary  networking) while updating the fabrics each years. In 2008 we expect to complete our automotive driver while exploring a new FPGA/configurable driver, probably on the vertical/fabric axis. We will also explore medical and defense. AMS Medical Automotive Office Network Consumer Portable Consumer stationary Defense Markets

New Networking System Driver Multi-Core/Accelerator Engine SoC - Architecture template Goals Performance Ease of use Components - On-chip fabric 32+ cores with private memory Accelerator engine app-specific Here’s the new driver for 2007, the networking driver. Critically important driver for the key design parameter of chip bandwidth while also a key driver increasingly for multi-core design, with both an explosion of specialized and general purpose cores. The slide shows our architectural template for this driver.

ITRS Design + System Drivers 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, Automotive and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver Let’s go over our cross-chapter work (design > system drivers). First, More than moore, second, alignment with system roadmaps, specifically iNEMI. System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

Design Solution Inventory Classification of 50+ design technology solutions 1. Supporting Moore’s Law – More Moore (geometric scaling) 2. Extending Moore’s Law – More Moore (equivalent scaling) 3. Beyond Moore’s Law – More Than Moore (functional diversification) Example: System-Level Design Solutions More Moore More Moore More Than Moore This slide is an expansion of what we described before. We remind what Geo scaling, equivalent scaling, and functional diversification are. Then we see a few example of how we have been doing the classification / inventory.

Design Solution Inventory Many contributions beyond dimensional scaling More Moore (equivalent scaling) More Than Moore (functional diversification) Inventory of 50+ Design Solutions More Moore (geometric scaling) Another view on the data – strong impact of traditional Moore’s law on design, yet design technology that enables or leverages equivalent scaling (e.g. leveraging new devices and materials) and functional diversification (e.g. SIP tools, HW/SW co-design, Usage of non-digital-CMOS devices) is growing rapidly in importance (more than half of solutions already). More Moore (equivalent scaling) More Than Moore (functional diversification)

Design-Driven Semiconductor Innovation Domain- / Market-Independent Inventory of 50+ Design Solutions  Reveals impact of More Than Moore on key design phases The following chart shows some of the results. As you can see, as we go through the Design chapter sections, from high-level design (system level) to the lowest level (DFM, or interface with manufacturing), the importance of “More than Moore” or “Functional diversification” design technologies seems to wane, which makes certain sense, as it is at the highest level that design most of the tools and techniques used to combine diverse SoC or SIP blocks. Equivalent scaling (More Moore) and geometric scaling (Moore) are obviously very important at lower levels of abstraction, where we deal with typically a single type of fabric (e.g. CMOS transistors or standard cells)

More Than Moore Impact: “Pilot Example” Focused on design levers, e. g More Than Moore Impact: “Pilot Example” Focused on design levers, e.g., multi-core Consumer Stationary Driver Normalized performance 2006 2008 2010 2012 2014 2016 2018 2020 48% CAGR Performance 30% CAGR # cores 14-17% CAGR Device speed A possibly helpful view comes from examining the consumer system driver in one of our chapters. Specifically one can quickly see that only a small increase in performance comes directly from device scaling, which itself is becoming more and more difficult. Indeed, multi-core techniques, for example, which do not simply leverage faster, smaller devices, and can only extract part of the latent paralelism, are increasing in importance in determining overall performance measured and power consumed by a chip.

ITRS Design + System Drivers 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, Automotive and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver Let’s now look at the system alignment of this work. Our group is the only group focused on design, we’re also the closest to the system level, i.e. SoC, SIP, boards and boxes! System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

ITRS-iNEMI Domain Space (emulators) Market requirements ITRS (Drivers) Tech requirements Here’s how we relate to system level roadmaps. We focus on chips, they focus on systems. We focus on technology requirements, the focus on market requirements. This is not 100% accurate, we do both overall with each other – that’s actually an opportunity. As we increase our system driver roadmap, we need to link it directly to the system level roadmap information which is also segment based in iNEMI. Chip level System level

1st Alignment Between Chip and System Roadmaps Consumer Portable pilot, focused on power/energy ~10 parameters to be aligned We created a ITRS-iNEMI cross-designt team. To keeps things focused and effective, we focused only on the consumer portable driver, and we tried to align it to the portable emulator from the iNEMI roadmap. We also focused even more – we looked for parameters related to power and energy, a critical metric for all of us. As the few green colors indicate, it was quite difficult due to semantic differences, different work focus between roadmaps, and imcomplete emulator data.

iNEMI-ITRS ITRS Portable System Model Application processor Baseband processor Processing POWER Memory NAND Flash Memory Wireless Flash Memory / Flash COST Other (MEMS, etc.) Audio / video codec Power mgt. The additional issue is the lack of architectural templates at the system level. As a result, we do not always have a clear view of what chips (which we focus on) exist in the systems (which iNEMI focused on).We intend to work on helping iNEMI with creating them in 2008, as advisors. I/O controller I/O transceivers Analog / I/O NOISE SENSITIVITY

iNEMI vs. ITRS Power Reconciliation Top-10 Parameters to be Reconciled But we were succesful at creating a set of rouchly 10 aligned metrics, out of which a couple were especially useful as they had somewhat similar semantics and actual data. Go over some of the metrics here to make our points…

iNEMI vs. ITRS (System vs. Chip) Power Parameters Comparison ITRS stuck between lower voltages and higher power trends Voltage supply trends Power trends iNEMI portable emulator ITRS consumer driver iNEMI portable emulator Two interesting findings from a couple of these aligned metrics. First, system level voltages seems to be going down quite fast, compared with chip supplies (primarily because chips are not properly scaled, to increase performance). The room seems to be closing, which will make it ever more difficult to regulate these voltages on and off chip. Second, chip power is growing a lot faster than the “hottest chip” system power allowed in iNEMI. As a result, our power crisis get yet another boost, this time because of another system level issue. ITRS consumer driver

Summary 1. More concise, precise design technology roadmap 2 Summary 1. More concise, precise design technology roadmap 2. More comprehensive set of drivers for diversified, system-driven industry 2007 More Than Moore analysis + iNEMI 2006 Consumer Stationary, Portable, Automotive and Networking Drivers 2005 Consumer stationary and Portable Drivers 2004 Consumer Portable Driver To summarize, we have successfully created a first version of a quantified design technology roadmap, and are almost done at creating a complete set of segment-based system drivers to guide our industry, including DT suppliers, chip houses and IP providers, DFM teams, and even foundries. System Drivers Chapter Driver study Revised Design Technology Metrics Revised Design Technology metrics Explore Design metrics Design Technology metrics Design Chapter

Looking to 2008: Design Refinement of existing metrics Software productivity Design for Test New metrics DFM (CD variability roadmap) System-level tools SiP tools More than Moore Update count of MtM solutions as part of all solutions Increase amount of SiP + board related metrics For the design chapter, in 2008, we will focus on three main areas: refining existing metrics, introducing new metrics, and extending our More and Moore work. Go over the bullets one by one… 25

Looking to 2008: System Drivers New drivers FPGA / reconfigurable fabric (2008) Automotive (2008) Medical, Defense (2009) Refinement of existing drivers Consumer portable /stationary (power limits) MPU (power-limited) More than Moore Further alignment with iNEMI: consumer portable Start “board-level” architecture template For the system driver chapter, in 2008, we will focus on three main areas: finalizing the list of segment drivers, and furthering our more than moore work, at the system level, creating templates that align with system levels roadmaps such as iNEMI. 26

Grand Challenges for Design and ITRS Near-Term Design Productivity Overall (HW + SW) Power Management Total power (active and leakage) Design for Manufacturability Modeling of variability + yield-aware optimizations Long-Term Software and system-level (heterogeneous multi-core) Multi-technology integration Leakage and reliability Design for Manufacturability and Yield Integration of design for yield / mfg / test This is a reminder that the fundamental 3 areas of concern are still very much alive in our roadmap and expected to drive our efforts for the next 10-15 years.