Atomic /Electro-Chemical Switches - Pro TiOx switching is controlled by oxygen vacancies What can we do with these devices: Memory? How reproducible are.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

30 nm © 2005 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice Atomic Switch ITRS Emerging.
Security Challenges for Future Internet Design Cybertrust PI Meeting Breakout.
Assembly and Packaging TWG
FPGA (Field Programmable Gate Array)
NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.
System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 31/22alt1 Lecture 31 System Test (Lecture 22alt in the Alternative Sequence) n Definition n Functional.
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
CHE Materials Chemistry & Catalysis : Solid State Chemistry lecture 4
Slides based on Kewal Saluja
1 Cleared for Open Publication July 30, S-2144 P148/MAPLD 2004 Rea MAPLD 148:"Is Scaling the Correct Approach for Radiation Hardened Conversions.
EE314 Basic EE II Review: Kirchhoff’s Laws and Resistive Circuits.
Chemical Bonding Covalent Bonds vs Ionic Bonds.
CompSci Today’s Topics Technology for Computers A Technology Driven Field Upcoming Computer Architecture (Chapter 8) Reading (not in text)
GRAPHENE TRANSISTORS AND MEMORY. MOORE’S LAW THE PROBLEM 1. Reduction in saturation mode drain current. 2. Variation in Carrier velocity. 3. Modification.
Lecture Notes II Defect Chemistry
Nanoscale molecular- switch crossbar circuits Group 2 J. R. Edwards Pierre Emelie Mike Logue Zhuang Wu.
11/29/2004EE 42 fall 2004 lecture 371 Lecture #37: Memory Last lecture: –Transmission line equations –Reflections and termination –High frequency measurements.
CMOL: Device, Circuits, and Architectures Konstantin K.Likharev and Dmitri B. Strukov Stony Brook University 697GG Nano Computering Fall 2005 Prepared.
CS 7810 Lecture 12 Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors D. Brooks et al. IEEE Micro, Nov/Dec.
A Defect Tolerant and Performance Tunable Gate Architecture for End-of-Roadmap CMOS Adit D. Singh Electrical and Computer Engineering, Auburn University.
NanoPLAs Mike Gregoire. Overview ► Similar to CMOS PLA (Programmable Logic Array) ► Uses NOR-NOR logic to implement any logical function ► Like other.
5/24/2016 Based on text by S. Mourad "Priciples of Electronic Systems" Digital Testing: Defects, Failures and Faults.
ERD and Memory Architectures Paul Franzon Department of Electrical and Computer Engineering
NVM Programming Model. 2 Emerging Persistent Memory Technologies Phase change memory Heat changes memory cells between crystalline and amorphous states.
Memristor – The Fourth Fundamental Circuit Element
Work in Progress --- Not for Publication 1 ERD WG 7/12-13/08 San Francisco Workshop & FxF Meeting ITRS/ERD ITWG Emerging Research Devices Work Group Workshop.
1 ERD Memory Review Paul Franzon, NCSU, u Strengths u Areas for future focus u Opportunities Franzon.
LOGO OPERATING SYSTEM Dalia AL-Dabbagh
CloudNaaS: A Cloud Networking Platform for Enterprise Applications Theophilus Benson*, Aditya Akella*, Anees Shaikh +, Sambit Sahu + (*University of Wisconsin,
Contents:  Introduction  what do you mean by memristor.  Need for memristor.  The types of memristor.  Characteristics of memristor.  The working.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.
NanoRelay Pros: High Ion:Ioff Excellent Ioff Robust to temperature/radiation Embedded memory (hysterisis) Potential for RF device and sensor and hybrid.
CHAPTER-2 Fundamentals of Digital Logic. Digital Logic Digital electronic circuits are used to build computer hardware as well as other products (digital.
1 System Clock and Clock Synchronization.. System Clock Background Although modern computers are quite fast and getting faster all the time, they still.
Nanoscale Electrochemical Switches Dr. James G. Kushmerick OFFON.
Chapter 3 - VLANs. VLANs Logical grouping of devices or users Configuration done at switch via software Not standardized – proprietary software from vendor.
Table of Contents Observing Chemical Change Describing Chemical Reactions Controlling Chemical Reactions Chemical Reactions.
Chemical Reactions. Writing Chemical Equations 11.1.
ROM AND RAM By Georgia Harris. WHAT DOES IT MEAN?  RAM: random access memory  ROM: read only memory.
Jan. 26, 2001VLSI Test: Bushnell-Agrawal/Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault models.
Reduction Oxidation and Potentials. Definitions Reduction – The process of an atom or ion becoming more negatively charged –They gain electrons (which.
Warm-up: Concept: Ionic Bonding. Determine the product of each reaction. 1.Na + Cl  ? 2.K + O  ?
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Energy in Chemical Reactions. Exothermic Reactions Heat (energy) is produced Heat (energy) is produced Feels Hot to the touch Feels Hot to the touch C.
Copyright 2001, Agrawal & BushnellVLSI Test: Lecture 51 Lecture 5 Fault Modeling n Why model faults? n Some real defects in VLSI and PCB n Common fault.
MEMRISTOR The Fourth Fundamental Circuit Element.
FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.
CS203 – Advanced Computer Architecture
MEMRISTOR A New Bond graph Element.
1 Nanoscale Modeling and Computational Infrastructure ___________________________ Ananth Grama Professor of Computer Science, Associate Director, PRISM.
By Satish Chandra Electronics and Communication Engg. SRMCEM,LUCKNOW.
Chapter 2 Interactive Quiz
VLSI Testing Lecture 14: System Diagnosis
MIT Microstructural Evolution in Materials 8: Ionic Conductivity
Water and Diffusion Chapter 6 Section 2.
Scalable High Performance Main Memory System Using PCM Technology
Channels & Transporters
الاحتراق.
Atomistic simulations of contact physics Alejandro Strachan Materials Engineering PRISM, Fall 2007.
Atomistic materials simulations at The DoE NNSA/PSAAP PRISM Center
Lecture 5 Fault Modeling
Chemical Reactions Table of Contents Observing Chemical Change
MIT Microstructural Evolution in Materials 8: Ionic Conductivity
Literature Review A Nondestructive Self-Reference Scheme for Spin-Transfer Torque Random Access Memory (STT-RAM) —— Yiran Chen, et al. Fengbo Ren 09/03/2010.
Ionic liquid gating of VO2 with a hBN interfacial barrier
Overview Problem Solution CPU vs Memory performance imbalance
Presentation transcript:

Atomic /Electro-Chemical Switches - Pro TiOx switching is controlled by oxygen vacancies What can we do with these devices: Memory? How reproducible are these switches? How fast do they switch? …… Adjunct technology in context with CMOL or other hybrid approaches Net: This was a research report but not a summary on the opportunity or capability of these devices! Metric missing

Atomic /Electro-Chemical Switches - Con Mechanism: Ionic transport plus chemical reaction (the slower process determines the switching speed) -> formation of atomic bridge Application: Memory, logic not quite clear –Switching time slow ~ 100ns (reported in array 4-30us, 1.1V; 50ns, 0.6V) –Cycling low 1E11 –Data situation confusing to allow projection (not quite clear what is intrinsic material property and what is process related) Challenge: reliability, switching speed, endurance Ion mobility small number limits migration time ~ 1ns New logic gates required for this device: fabrics need to be integrated with I/Os, density requires default tolerant architectures, what happens with defect driven lkg in the fabrics?

Atomic /Electro-Chemical Switches - QA Q: If diffusion is grain boundary what about scalability A: not quite clear if it is Q: Switching voltage pretty high about a volt A: Yes they are high. Not quite clear if this can be reduced and maintain a high on/off ratio Q: Will power in these arrays dominated by array and not by overhead A: Depends on array architecture