ITEC 352 Lecture 5 Low level components(3). Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map.

Slides:



Advertisements
Similar presentations
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Advertisements

CDA 3100 Recitation Week 10.
Logic Circuits Design presented by Amr Al-Awamry
Assignments The submission has to be by the end of this week Write your full name and the group number on the answer sheet.
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
ITEC 352 Lecture 4 Boolean logic / Karnaugh Maps.
ECE 2372 Modern Digital System Design Section 4.4 Mutiplexers - Demultiplexers 1.
ECE 2373 Modern Digital System Design Exam 2. ECE 2372 Exam 2 Thursday March 5 You may use two 8 ½” x 11” pages of information, front and back, write.
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
ECE 301 – Digital Electronics Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
Sequential Logic Design Process A sequential circuit that controls Boolean outputs and a specific time- ordered behavior is called a controller. StepDescription.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
Combinational Logic Design
Lecture 13 Problems (Mano)
Combinational Logic Chapter 4.
Decoders and Multiplexers Prof. Sin-Min Lee Department of Computer Science San Jose State University.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Decoders.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Dr. Ahmed El-Bialy, Dr. Sahar Fawzy Combinational Circuits Dr. Ahmed El-Bialy Dr. Sahar Fawzy.
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
CS1Q Computer Systems Lecture 8
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
9/15/09 - L15 Decoders, Multiplexers Copyright Joanne DeGroat, ECE, OSU1 Decoders and Multiplexer Circuits.
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Multiplexers and Demultiplexers, and Encoders and Decoders
DIGITAL LOGIC ELECTRICITY, GATES, COMPONENTS. DIGITAL LOGIC READING: APPENDIX C THROUGH C.3 The Student shall be able to: Define voltage, current, resistance,
ECE 331 – Digital System Design Circuit Design and Analysis (Lecture #9A) The slides included herein were taken from the materials accompanying Fundamentals.
ECE 331 – Digital System Design Multiplexers and Demultiplexers (Lecture #13)
ITEC 352 Lecture 3 Low level components(2). Low-level components Review Electricity Transistors Gates Really simple circuit.
Lecture 11 Combinational Design Procedure
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
1 Homework Reading –Tokheim, Section 5-1, 5-2, 5-3, 5-7, 5-8 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Boolean Expressions Lecture 3 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.
Karnaugh Maps (K-Maps)
CS1Q Computer Systems Lecture 8
Digital Systems Section 11 Decoders and Encoders.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
Module 11.  In Module 9, we have been introduced to the concept of combinational logic circuits through the examples of binary adders.  Meanwhile, in.
Digital System Design Multiplexers and Demultiplexers, and Encoders and Decoders.
ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapter 3 -Part 2 Tom Kaminski & Charles.
SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapter 4 -Part 1.
Company LOGO Edit your slogan here DKT 122/3 DIGITAL SYSTEM 1 WEEK #8 FUNCTIONS OF COMBINATIONAL LOGIC (ENCODER & DECODER, MUX & DEMUX)
CEC 220 Digital Circuit Design SOP and POS forms Friday, January 23 CEC 220 Digital Circuit Design Slide 1 of 17.
C OMBINATIONAL L OGIC D ESIGN 1 Eng.Maha AlGubali.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
MSI Circuits.
Discrete Systems I Lecture 09 Minterms and Decoders Profs. Koike and Yukita.
Gunjeet kaur Dronacharya Group of Institutions. Demultiplexers.
Full Adders Vector Notation Multiplexers and Decoders Ellen Spertus MCS 111 September 6, 2001.
Homework Reading Machine Projects Labs
Multiplexers and Demultiplexers,
Combinational Logic Circuits
Combinational Circuit Design
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
Karnaugh Maps (K-Maps)
FIGURE 4.1 Block diagram of combinational circuit
Digital Logic & Design Dr. Waseem Ikram Lecture No. 31.
Homework Reading Tokheim, Section 5-10, 7-4.
Digital Systems Section 17 Decoders and Encoders.
ECE 331 – Digital System Design
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
Instructor: Alexander Stoytchev
ECE2030 HW-6.
Presentation transcript:

ITEC 352 Lecture 5 Low level components(3)

Low level components Review Multiplexers Demultiplexer Minterm/Maxterm Karnaugh Map

Low level components Outline Decoders 7 Segment display

Low level components Decoder Similar to a DeMultiplexer –Essential difference: the select (or control lines) are now considered as part of input. Used to convert logical encoding into spatial encoding. Decoders generate the minterms for a function.

Low level components A 2-4 Decoder: generates all possible minterms with 2 bits

Low level components Majority Function Implement it using a decoder

Low level components Using a Decoder to Implement the Majority Function

Low level components Example decoder Example:Develop a circuit for this: Develop a circuit that drives one input digit for this clock radio.

Low level components Clock radio Step 1: –Initial questions: How many outputs are there for the circuit ? How many inputs are needed to design this circuit ? –Usually we are interested only in the minimum number of inputs. –However, sometimes it helps us look at other inputs. »What possible other inputs can you think of ? Next: How are the outputs related to the inputs.

Low level components numeric display (2) How are the outputs related to the inputs ? –Capture this function using a boolean equation –How do we derive boolean equations? use truth tables. a b d c e f g

Low level components numeric display (3) Draw the truth table for matching inputs to outputs.

Low level components numeric display (4) Which of the following standard circuits can you use to develop this circuit: –Decoder –Multiplexer –Demultiplexer Why ?

Low level components numeric display (5) Decoders generate minterms. What type of a decoder would you use: –1 X 2 –2 X 4 –3 X 8 –Etc.. ?

Low level components Implementatio n Logisim demonstration

Low level components Review Decoders Majority function