Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder.

Slides:

Advertisements

Similar presentations

Design center Vienna Donau-City-Str. 1 A-1220 Vienna Vers SVEN Scalable Video Engine Gerald Krottendorfer.

Advertisements

Houshmand Shirani-mehr 1,2, Tinoosh Mohsenin 3, Bevan Baas 1 1 VCL Computation Lab, ECE Department, UC Davis 2 Intel Corporation, Folsom, CA 3 University.

A Low-Power 9-bit Pipelined CMOS ADC for the front-end electronics of the Silicon Tracking System Yuri Bocharov, Vladimir Butuzov, Dmitry Osipov, Andrey.

Design and Implementation a 8 bits Pipeline Analog to Digital Converter in The Technology 0.6 μm CMOS Process Eri Prasetyo.

1 A New Successive Approximation Architecture for Low-Power Low-Cost A/D Converter IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL.38, NO.1, JANUARY 2003 Chi-sheng.

Hardware Implementation of Transform & Quantization Blocks in H.264/AVC Video Coding Standard By: Hoda Roodaki Instructor: Dr. Fakhraei Custom Implementation.

In God We Trust Class presentation for the course: “Custom Implementation of DSP systems” Presented by: Mohammad Haji Seyed Javadi May 2013 Instructor:

Software Architecture of High Efficiency Video Coding for Many-Core Systems with Power- Efficient Workload Balancing Muhammad Usman Karim Khan, Muhammad.

RADIO FREQUENCY MODULE. Introduction  An RF module is a small electronic circuit used to transmit and receive radio signals.  As the name suggests,

Embedded Software Optimization for MP3 Decoder Implemented on RISC Core Yingbiao Yao, Qingdong Yao, Peng Liu, Zhibin Xiao Zhejiang University Information.

Spring 07, Jan 16 ELEC 7770: Advanced VLSI Design (Agrawal) 1 ELEC 7770 Advanced VLSI Design Spring 2007 Introduction Vishwani D. Agrawal James J. Danaher.

Power Distribution FPGADDR2 OEM Board Flash MEMSSDINSD3 Cameras Connector Board 1.2V1.8V5V3.3V 3.3V, 5V, 12V 15V3.3V9-36V.

Critical Design Review The Lone Rangers Brad Alcorn Tim Caldwell Mitch Duggan Kai Gelatt Josh Peifer Capstone 2007.

Improving the Efficiency of Memory Partitioning by Address Clustering Alberto MaciiEnrico MaciiMassimo Poncino Proceedings of the Design,Automation and.

DSI Division of Integrated Systems Design Proven experience in: Applications: Integrated Systems for Multimedia Processing Goals Our group of engineers.

An Analog Wavelet Transform CMOS Imager Chip

Copyright 2001, Agrawal & BushnellDay-1 AM-1 Lecture 11 Testing Analog & Digital Products Dr. Vishwani D. Agrawal James J. Danaher Professor of Electrical.

Low power and cost effective VLSI design for an MP3 audio decoder using an optimized synthesis- subband approach T.-H. Tsai and Y.-C. Yang Department of.

Magnetic Lab Hall Probe Measurement System 8/26/2003 Key System Requirements Motion Control: SmartMotor via RS axis: x(0-400mm), y(0-400mm), z(0-6000mm),

Sept EE24C Digital Electronics Project Design of a Digital Alarm Clock.

BY MD YOUSUF IRFAN.  GLOBAL Positioning System (GPS) receivers for the consumer market require solutions that are compact, cheap, and low power.  This.

1 Background The latest video coding standard H.263 -> MPEG4 Part2 -> MPEG4 Part10/AVC Superior compression performance 50%-70% bitrate saving (H.264 v.s.MPEG-2)

Computer Architecture and Organization

Platform-based Design for MPEG-4 Video Encoder Presenter: Yu-Han Chen.

Graphics on Key by Eyal Sarfati and Eran Gilat Supervised by Prof. Shmuel Wimer, Amnon Stanislavsky and Mike Sumszyk 1.

Audio Compression Usha Sree CMSC 691M 10/12/04. Motivation Efficient Storage Streaming Interactive Multimedia Applications.

1 A 252Kgates/4.9Kbytes SRAM/71mW Multi-Standard Video Decoder for High Definition Video Applications Motivation A variety of video coding standards Increasing.

Profiles and levelstMyn1 Profiles and levels MPEG-2 is intended to be generic, supporting a diverse range of applications Different algorithmic elements.

Presenter: Hong-Wei Zhuang On-Chip SOC Test Platform Design Based on IEEE 1500 Standard Very Large Scale Integration (VLSI) Systems, IEEE Transactions.

Computer Architecture and Organization Introduction.

EE 5359 PROJECT PROPOSAL FAST INTER AND INTRA MODE DECISION ALGORITHM BASED ON THREAD-LEVEL PARALLELISM IN H.264 VIDEO CODING Project Guide – Dr. K. R.

10/10/20151 DIF – Digital Imaging Fast Ali Nuhi and Everett Salley EEL4924 Senior Design Date: 02 March 2011.

CCTV Camera Component and Technology Imaging sensor Optic - Lens Camera Technology IP vs analogue CCTV Uniview IPC features Fundamental of CCTV.

Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California, Davis Split-Row: A Reduced Complexity, High Throughput.

L28:Lower Power Algorithm for Multimedia Systems(2) 성균관대학교 조 준 동

MULTIMEDIA INPUT / OUTPUT TECHNOLOGIES

Low Power Speech Enhancement David Halupka Ph.D. Candidate Electronics Group June 24 th, 2005.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU Under-Graduate Project Improving Timing, Area, and Power Speaker: 黃乃珊 Adviser: Prof.

 In computing, an input device is a peripheral (piece of computer hardware equipment) used to provide data and control signals to an information processing.

A 212MPixels/s 4096×2160p Multiview Video Encoder Chip for 3D/Quad HDTV Applications The way to provide more vivid and complete scene perception to users.

Study and Optimization of the Deblocking Filter in H.265 and its Advantages over H.264 By: Valay Shah Under the guidance of: Dr. K. R. Rao.

Baseband Implementation of an OFDM System for 60GHz Radios: From Concept to Silicon Jing Zhang University of Toronto.

L.Royer – Calice Manchester – Sept A 12-bit cyclic ADC dedicated to the VFE electronics of Si-W Ecal Laurent ROYER, Samuel MANEN LPC Clermont-Ferrand.

Low Power, High-Throughput AD Converters

A high speed serializer ASIC for ATLAS Liquid Argon calorimeter upgrade Tiankuan Liu On behalf of the ATLAS Liquid Argon Calorimeter Group Department of.

 The wireless module must sustain a transmission rate that allows for image data to be transferred in real-time.  The camera must be able to capture.

Recursive Architectures for 2DLNS Multiplication RESEARCH CENTRE FOR INTEGRATED MICROSYSTEMS - UNIVERSITY OF WINDSOR 11 Recursive Architectures for 2DLNS.

Low Power, High-Throughput AD Converters

A 1.2V 26mW Configurable Multiuser Mobile MIMO-OFDM/-OFDMA Baseband Processor Motivations –Most are single user, SISO, downlink OFDM solutions –Training.

Implementing Tile-based Chip Multiprocessors with GALS Clocking Styles Zhiyi Yu, Bevan Baas VLSI Computation Lab, ECE Department University of California,

A Low-Area Interconnect Architecture for Chip Multiprocessors Zhiyi Yu and Bevan Baas VLSI Computation Lab ECE Department, UC Davis.

Institute of Applied Microelectronics and Computer Engineering College of Computer Science and Electrical Engineering, University of Rostock Slide 1 Spezielle.

1. 2 Design of a 125  W, Fully-Scalable MPEG-2 and H.264/AVC Video Decoder for Mobile Applications Tsu-Ming Liu 1, Ching-Che Chung 1, Chen-Yi Lee 1,

Waseda University Low-Density Parity-Check Code: is an error correcting code which achieves information rates very close to the Shanon limit. Message-Passing.

Implementation of Real Time Image Processing System with FPGA and DSP Presented by M V Ganeswara Rao Co- author Dr. P Rajesh Kumar Co- author Dr. A Mallikarjuna.

Low Power, High-Throughput AD Converters

Array Multiplier Haibin Wang Qiong Wu. Outlines Background & Motivation Principles Implementation & Simulation Advantages & Disadvantages Conclusions.

Spring 2006CSE 597A: Analog-Digital IC Design Scan-Flash ADC Low Power, High-Throughput AD Converters Melvin Eze Pennsylvania State University

ECE354 Embedded Systems Introduction C Andras Moritz.

Computer Organization and Design

“Temperature-Aware Task Scheduling for Multicore Processors”

Architecture & Organization 1

通訊系統晶片研究室指導教授:吳仁銘清華大學電機系/通訊所資電館625室

RAILWAY TRACK SNAP NOTIFICATION

Ultra-Low-Voltage UWB Baseband Processor

Architecture & Organization 1

Study and Optimization of the Deblocking Filter in H

High Throughput LDPC Decoders Using a Multiple Split-Row Method

Manual Robotics ..

Electronics for Physicists

Presentation transcript:

Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab A 242mW, 10mm2 H.264/AVC High Profile Encoder H.264 High Profile Encoder High Resolution Video (1920x1080) High Definition Camera Digital Video Broadcast in Europe, Japan, ….. Blu-ray HD-DVD …… Motivation Support H.264 high profile Real time encoding 1920x1080 Huge computing power and hardware A low hardware cost H.264 high profile encoder Target

Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab Features of Proposed Design Parallelism enhancement Cross-stage hardware sharing Low complexity modules 46% of area reduction 32.6% of operating frequency reduction for 1280x720 video 53.7 of power reduction for 1280x720 video Key Techniques Achievements 3 Stage Architecture

Institute of Electronics, National Chiao Tung University VLSI Signal Processing Lab Implementation Results ProcessUMC 0.13μm 1P8M CMOS 1.2V core, 3.3V I/O PackageCQFP 208-pin Gate Count593K Internal memory22KB Chip Size3.76x3.76mm 2 Core Size3.17x3.17mm 2 Operating Frequency 720p/30fps Core Power Consumption Baseline Profile: High Profile: p/30fps/1.2V The output bit-stream is decodable