TI Information – Selective Disclosure Communication Between ARM and DSP Vincent Han Mar, 2014 1.

Slides:



Advertisements
Similar presentations
C6614/6612 Memory System MPBU Application Team.
Advertisements

KeyStone C66x CorePac Overview
Yaron Doweck Yael Einziger Supervisor: Mike Sumszyk Spring 2011 Semester Project.
Multicore Applications
- the new generation realtime operating system For embedded and fault tolerant applications.
TI Information – Selective Disclosure Boot TI Keystone II Linux Kernel (UBI File-system) Vincent Han Mar,
Chorus and other Microkernels Presented by: Jonathan Tanner and Brian Doyle Articles By: Jon Udell Peter D. Varhol Dick Pountain.
U-Boot and Linux Kernel Debug using CCSv5
KeyStone Training Multicore Navigator Overview. Overview Agenda What is Navigator? – Definition – Architecture – Queue Manager Sub-System (QMSS) – Packet.
CS533 Concepts of Operating Systems Class 4 Remote Procedure Call.
NIOS II Ethernet Communication Final Presentation
Introduction to Kernel
I/O Hardware n Incredible variety of I/O devices n Common concepts: – Port – connection point to the computer – Bus (daisy chain or shared direct access)
1 An Architectural View of an OS Inter-process communication Process Scheduling Process Control Subsystem File Subsystem Device Drivers Hardware Control.
Processes and Resources
Building Blocks for PRU Broad Market Success Module 4 – Linux Drivers
Mobile IP.
Using Two Queues. Using Multiple Queues Suspended Processes Processor is faster than I/O so all processes could be waiting for I/O Processor is faster.
The Design of Robust and Efficient Microkernel ManRiX, The Design of Robust and Efficient Microkernel Presented by: Manish Regmi
MCTS Guide to Microsoft Windows Server 2008 Network Infrastructure Configuration Chapter 7 Configuring File Services in Windows Server 2008.
© 2009 GroundWork Open Source, Inc. PROPRIETARY INFORMATION: Information contained herein is not for use or disclosure outside of GroundWork Open Source,
Multicore Navigator: Queue Manager Subsystem (QMSS)
Presented by Brian Griffin On behalf of Manu Goel Mohit Goel Nov 12 th, 2014 Building a dynamic GUI, configurable at runtime by backend tool.
Your phone has been automatically muted. Please use the Q&A panel to ask questions during the presentation.
U-Boot Debug using CCSv5 In this session we will cover fundamentals necessary to use CCSv5 and a JTAG to debug a TI SDK-based U-Boot on an EVM platform.
Using Multicore Navigator
Rensselaer Polytechnic Institute CSCI-4210 – Operating Systems David Goldschmidt, Ph.D.
Configuration Management and Server Administration Mohan Bang Endeca Server.
13 September 2015 AllSeen Alliance 1 C&C Working Group Meeting 16 JULY 2014.
 What is an operating system? What is an operating system?  Where does the OS fit in? Where does the OS fit in?  Services provided by an OS Services.
Pattern Oriented Software Architecture for Networked Objects Based on the book By Douglas Schmidt Michael Stal Hans Roehnert Frank Buschmann.
KeyStone MPM Basics KeyStone Training Multicore Applications Literature Number: SPRPxxx 1.
11 Using SPIRIT for describing systems to debuggers DSDP meeting February 2006 Hobson Bullman – Engineering Manager Anthony Berent – Debugger Architect.
Chapter 2: Operating-System Structures. 2.2 Silberschatz, Galvin and Gagne ©2005 Operating System Concepts – 7 th Edition, Jan 14, 2005 Operating System.
Intelligent Interleaving of Scenarios: A Novel Approach to System Level Test Generation Shady Copty, Itai Jaeger(*), Yoav Katz, Michael Vinov IBM Research.
CS533 Concepts of Operating Systems Jonathan Walpole.
C66x KeyStone Training HyperLink. Agenda 1.HyperLink Overview 2.Address Translation 3.Configuration 4.Example and Demo.
Fast Multi-Threading on Shared Memory Multi-Processors Joseph Cordina B.Sc. Computer Science and Physics Year IV.
QMSS: Components Overview Major HW components of the QMSS: Queue Manager Two PDSPs (Packed Data Structure Processors): – Descriptor Accumulation / Queue.
4P13 Week 1 Talking Points. Kernel Organization Basic kernel facilities: timer and system-clock handling, descriptor management, and process Management.
Operating Systems David Goldschmidt, Ph.D. Computer Science The College of Saint Rose CIS 432.
Database Architectures Database System Architectures Considerations – Data storage: Where do the data and DBMS reside? – Processing: Where.
NIOS II Ethernet Communication Final Presentation
Topology What is a Topology? The physical topology of a network refers to the configuration of cables,computers,and other peripherals.Physical topology.
KeyStone Training Multicore Navigator: Packet DMA (PKTDMA)
Challenges in KeyStone Workshop Getting Ready for Hawking, Moonshot and Edison.
TI Information – Selective Disclosure ARM CCS Project Basics Vincent Han Mar,
KeyStone SoC Training SRIO Demo: Board-to-Board Multicore Application Team.
TI Information – Selective Disclosure Boot TI Keystone II Linux Kernel (RAM File-system) Vincent Han Mar,
Silberschatz, Galvin and Gagne  Operating System Concepts UNIT II Operating System Services.
Computer Network Lab. Korea University Computer Networks Labs Se-Hee Whang.
Network Coprocessor (NETCP) Overview
Distributed File Systems 11.2Process SaiRaj Bharath Yalamanchili.
Understand Windows Services Software Development Fundamentals LESSON 5.3.
InterProcess Communication. Interprocess Communication Processes within a system may be independent or cooperating Cooperating process can affect or be.
Brian Bershad, Thomas Anderson, Edward Lazowska, and Henry Levy Presented by: Byron Marohn Published: 1991.
KeyStone SoC Training SRIO Demo: Board-to-Board Multicore Application Team.
The World Leader in High Performance Signal Processing Solutions Heterogeneous Multicore for blackfin implementation Open Platform Solutions Steven Miao.
1.3 Operating system services An operating system provide services to programs and to the users of the program. It provides an environment for the execution.
WORKING OF SCHEDULER IN OS
Introduction to Kernel
Project Management: Messages
Advanced Operating Systems CIS 720
This presentation is not meant to be a reference.
CA Final Project – Multithreaded Processor with IPC Interface
I/O system.
Memory leaking in QMSS ?.
CGS 3763 Operating Systems Concepts Spring 2013
Fine-grained vs Coarse-grained multithreading
Introduction to Heterogeneous Parallel Computing
Presentation transcript:

TI Information – Selective Disclosure Communication Between ARM and DSP Vincent Han Mar,

TI Information – Selective Disclosure ARM and DSP Communication Basics Run ARM & DSP Communication Example 2 Agenda

TI Information – Selective Disclosure 3 Use common flags for communication −Set some flags or signs as the public interface −Communicates depends on flags/signs’ value change Use Navigator for communication −Descriptors carry messages/values to be passed −Use QMSS to pass descriptors between different queues −Cores push/pop related queues to send/receive message descriptors Use IPC for communication −Initialize the interrupt sub-system −Set source and trigger the dedicated IPCGR register −Related core received interrupt and react Ways for ARM and DSP Communication

TI Information – Selective Disclosure 4 Advantage and Disadvantage Analysis Use common flags for communication −A: Easiest way to implement communication, no extra IP usage −D: Spin lock implement by SW, need maintain Cache if used −D: Core will be occupied when posting/pending flags Use Navigator for communication −A: Message sending/receiving by HW −D: Need to initialize Navigator HW, need maintain Cache if used −D: Core will be occupied when posting/pending descriptors if no interrupt used Use IPC for communication −A: Latency is short due to use interrupt directly −A: No Core occupation before trigger/response IPC −D: Need to initialize interrupt controller HW, need maintain Cache if used

TI Information – Selective Disclosure ARM and DSP Communication Basics Run ARM & DSP Communication Example 5 Agenda

TI Information – Selective Disclosure 6 ARM & DSP Communication Example Procedure

TI Information – Selective Disclosure 7 1)Create TCI6638 EVM CCXML file with loading attached GEL file on DSP Core0 2)Launch the debug session with this CCXML configuration file 3)Connect and load the DSP executable on DSP Core0 4)Connect and Load the ARM executable on ARM Core0 5)Run the DSP executable first then run the ARM executable For more information, please refer operation guide on deyisupport: Run ARM & DSP Communication Example

TI Information – Selective Disclosure Thank You!