Department of Electrical Engineering, National Taiwan University NOVEL WAFER BONDING TECHNOLOGY SURVEY Po-Wen Chen Department of Electrical Engineering.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

Display Systems and photosensors (Part 2)
Sputtering Eyal Ginsburg WW46/02.
Thermo-compression Bonding
Glass Frit Bonding Anas Al-Azawi
Adhesive bonding Ville Liimatainen Contents Introduction – Adhesive bonding – Process overview – Main features Polymer adhesives Adhesive.
Wafer Level Packaging: A Foundry Perspective
Structural Properties of Electron Beam Deposited CIGS Thin Films Author 1, Author 2, Author 3, Author 4 a Department of Electronics, Erode Arts College,
Silicon Nanowire based Solar Cells
Woodstoves 1 Woodstoves and lightbulbs. Woodstoves 2 Introductory Question Which is more effective at heating a room: Which is more effective at heating.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Wafer bonding
Chapter 7b Fabrication of Solar Cell. Different kind of methods for growth of silicon crystal.
Introduction to Water and Nutrients in Plants & Properties of Water in Plants HORT 301 – Plant Physiology August 29, 2008
Lecture 7: IC Resistors and Capacitors
Electroplating By: Matthew Nerhing. What is Electroplating? Electroplating- It is the deposition of a thin layer of metal on a surface by an electrical.
The Deposition Process

Physical Vapor Deposition
ECE/ChE 4752: Microelectronics Processing Laboratory
ECE 424 – Introduction to VLSI Design Emre Yengel Department of Electrical and Communication Engineering Fall 2012.
Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
ECE/ChE 4752: Microelectronics Processing Laboratory
Manufacturing Processes
Wafer Bonding By:- Nishant Malik.
1 ME 381R Fall 2003 Micro-Nano Scale Thermal-Fluid Science and Technology Lecture 18: Introduction to MEMS Dr. Li Shi Department of Mechanical Engineering.
Doug Sparks Integrated Sensing Systems Inc. (ISSYS) BAA MX 391 Airport Industrial Dr Ypsilanti, MI USA A Universal, High-Vacuum,
Solar Cell conductive grid and back contact
Chapter 10 Liquids and Solids. Chapter 10 Table of Contents Copyright © Cengage Learning. All rights reserved Intermolecular Forces 10.2 The Liquid.
Lecture 4 Photolithography.
Semiconductor Device and Processing Technology
Fabrication of Active Matrix (STEM) Detectors
NANOFABRICATION -3 NOVEL PROCESSES EEE5425 Introduction to Nanotechnology1.
Bidirectional field-flow particle separation method in a dielectrophoretic chip with 3D electrodes Date : 2012/12/24 Name : Po Yuna Cheng( 鄭博元 ) Teacher.
PN Junction Section
In this study, it has been found that annealing at ambient air at 500 ˚C of DC sputtered Mo bilayer produce MoO x nanobelts. Evolution of MoO x nanobelts.
Silicon – On - Insulator (SOI). SOI is a very attractive technology for large volume integrated circuit production and is particularly good for low –
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
I.C. Technology Processing Course Trinity College Dublin.
II-Lithography Fall 2013 Prof. Marc Madou MSTB 120
MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic.
ENE 311 Lecture 9.
Chemical and Materials Engineering Department, University of Cincinnati, Cincinnati, OH Nanoscale Ni/NiO films for electrode and electrochemical Devices.
SILICON DETECTORS PART I Characteristics on semiconductors.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
ISAT 436 Micro-/Nanofabrication and Applications Photolithography David J. Lawrence Spring 2004.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Condensed States of Matter: Liquids and Solids Chapter 14
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Electroplating By: Matthew Nerhing. What is Electroplating? Electroplating- It is the deposition of a thin layer of metal on a surface by an electrical.
Lecture 14 OUTLINE pn Junction Diodes (cont’d)
Development and studies of thin film nanocrystal based photovoltaics. By Mauricio Andrade ChE 389 Department of Chemical Engineering Summer 2007.
Thermal Spray Coatings Asst.Prof.Dr. Ali Sabea Hammood Materials Engineering Department Materials Engineering Department Faculty of Engineering Faculty.
Wafer bonding (Chapter 17) & CMP (Chapter 16)
Solar Cells need a top side conductor to collect the current generated They also need a conductive film on the backside.
Multiple choise questions related to lecture PV2
Wafer bonding (Chapter 17) & CMP (Chapter 16)
Prof. Jang-Ung Park (박장웅)
Bonding interface characterization devices
Lecture 4 Fundamentals of Multiscale Fabrication
CMOS Process Flow.
Manufacturing Processes
Manufacturing Processes
Physics of Semiconductor Devices
Process flow part 2 Develop a basic-level process flow for creating a simple MEMS device State and explain the principles involved in attaining good mask.
BONDING The construction of any complicated mechanical device requires not only the machining of individual components but also the assembly of components.
Photolithography.
Ionic liquid gating of VO2 with a hBN interfacial barrier
Presentation transcript:

Department of Electrical Engineering, National Taiwan University NOVEL WAFER BONDING TECHNOLOGY SURVEY Po-Wen Chen Department of Electrical Engineering and Graduate Institute of Electronics Engineering National Taiwan University, Taipei, Taiwan, R.O.C.

Department of Electrical Engineering, National Taiwan University Outline Introduction Wafer bonding Wafer bonding application TEM inspection of our bonding achievement

Department of Electrical Engineering, National Taiwan University Introduction Clean(hydrophilic) Alignment Pre-bonding Anneal

Department of Electrical Engineering, National Taiwan University Wafer Bonding Anodic Bonding Silicon Direct Bonding/Fusion Bonding Intermediate-Layer Bonding

Department of Electrical Engineering, National Taiwan University Anodic Bonding Rely on charge migration Silicon and glass with alkali metal –Glass with 3.5% Na 2 O Negative voltage to glass to attract and neutralize Na + Due to electric field, O 2- transported to glass-silicon interface form SiO 2 Electrostatic attraction between glass-silicon interface

Department of Electrical Engineering, National Taiwan University Enhance positive ion mobility at 500 ℃ Produce uniform bonds,but charged carriers make it incompatible with active device Useful for pressure sensors, solar cells and piezoresistive and package applications Anodic Bonding

Department of Electrical Engineering, National Taiwan University Silicon Direct Bonding/Fusion Bonding Join silicon wafer by –Create and contact hydrophobic or hydrophilic surfaces –Anneal at high temperature Hydrophobic case –HF dip before contact –More challenging than hydrophilic wafer,but ultimately better? Hydrophilic case –SC1(standard cleaning) before bonding

Department of Electrical Engineering, National Taiwan University Silicon Direct Bonding/Fusion Bonding AfterSC1,the mirror polished silicon wafer filled with hydroxyl radicals(OH - ) OH - on polished silicon face permit a good initial contact bond

Department of Electrical Engineering, National Taiwan University Silicon Direct Bonding/Fusion Bonding Subsequent heating dehydrates OH - cause oxidation of the bonding surface resulting in a Si-O-Si bond As annealing temperature are increased beyond 1000 ℃,the strength of the bond approaches that of silicon itself Viscosity and pressure of ambient gas,wafer contact energy influence speed

Department of Electrical Engineering, National Taiwan University Press in the middle of wafer to create a preliminary point of contact While mechanical spacer maintain wafer physically separated Retract spacer to form a single bonding wave from center to wafer Spacer integrity is important –Multiple bonding waves promote warpage and voids –Gas trapped in pocket form by multiple waves Silicon Direct Bonding/Fusion Bonding

Department of Electrical Engineering, National Taiwan University Silicon Direct Bonding/Fusion Bonding From room temperature 110  C –Slow fracture effect and interface water rearrangement From 110  C to 150  C –Polymerization of silanol groups across the interface From 150  C to 800  C –Bonding energy limited by contacted area From 800  C and above –Complete bonding via oxide flow

Department of Electrical Engineering, National Taiwan University Influence of particle Schematic of particle leading to an unbonded area Ex :a particle of about 1um diameter leads to an unbonded area with a diameter of about 0.5cm of typical 4-in diameter silicon wafers with a thickness of 525um

Department of Electrical Engineering, National Taiwan University Influence of surface R > 2t w R < 2t w

Department of Electrical Engineering, National Taiwan University Intermediate-Layer Bonding Options for intermediate layer bonds

Department of Electrical Engineering, National Taiwan University Intermediate-Layer Bonding Eutectic and glass-frit bonding techniques –Deposition of intermediate metallic and glass films Eutectic bond –Examine a two component phase diagram Little solubility between the component, reveal eutectic point located at the lowest melting temperature Alloy –Formed by solid-liquid inter-diffusion at contact interface –Followed by solidification upon cooling Gold and silicon –363 ℃,2.85%Si,97.1%Au by weight Good eutectic bond –Remove silicon oxide films that hamper gold diffuse into silicon

Department of Electrical Engineering, National Taiwan University Intermediate-Layer Bonding Before bonding –Exposure to ultraviolet light to remove organic contaminants Low temperature –Reach eutectic point make this technique attractive for active device processes Glass frit bond –Create hermetic seals using relatively low temperature –Thin glass layer is deposited and pre-glazed –Wafer brought into contact at rated melting temperature of glass,less than 600 ℃ –Pressure is applied to maintain contact –Lead borate with significant lead oxide content is often used

Department of Electrical Engineering, National Taiwan University Checking for wafer-to-wafer bonding integrity Three dominant methods for imaging a bonded pair of silicon wafer –Infrared transmission –Ultrasonic –X-ray topography

Department of Electrical Engineering, National Taiwan University Visualization of the bonded wafer pair X-ray topographyUltrasonicIR transmission

Department of Electrical Engineering, National Taiwan University Bonding Strength Measurement

Department of Electrical Engineering, National Taiwan University Wafer bonding application

Department of Electrical Engineering, National Taiwan University BESOI (ELTRAN) Smart-cut Wafer bonding application

Department of Electrical Engineering, National Taiwan University TEM inspection of our bonding achievements

Department of Electrical Engineering, National Taiwan University TEM inspection of our bonding achievements