L i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective and Efficient In-Field TSV Repair for Stacked 3D ICs Presenter: Li Jiang Li Jiang †, Fangming.

Slides:



Advertisements
Similar presentations
Porosity Aware Buffered Steiner Tree Construction C. Alpert G. Gandham S. Quay IBM Corp M. Hrkic Univ Illinois Chicago J. Hu Texas A&M Univ.
Advertisements

Caleb Serafy and Ankur Srivastava Dept. ECE, University of Maryland
A T HERMAL -D RIVEN F LOORPLANNING A LGORITHM FOR 3D IC S Jason Cong, Jie Wei, and Yan Zhang ICCAD
A New Scheme For Robust Blind Digital Video Watermarking Supervised by Prof. LYU, Rung Tsong Michael Presented by Chan Pik Wah, Pat Mar 5, 2002 Department.
3D-STAF: Scalable Temperature and Leakage Aware Floorplanning for Three-Dimensional Integrated Circuits Pingqiang Zhou, Yuchun Ma, Zhouyuan Li, Robert.
National Tsing Hua University Po-Yang Hsu,Hsien-Te Chen,
On Diagnosis of Multiple Faults Using Compacted Responses Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute.
Variability-Driven Formulation for Simultaneous Gate Sizing and Post-Silicon Tunability Allocation Vishal Khandelwal and Ankur Srivastava Department of.
Citadel: Efficiently Protecting Stacked Memory From Large Granularity Failures Dec 15 th 2014 MICRO-47 Cambridge UK Prashant Nair - Georgia Tech David.
FPGA Latency Optimization Using System-level Transformations and DFG Restructuring Daniel Gomez-Prado, Maciej Ciesielski, and Russell Tessier Department.
Improved Algorithms for Link- Based Non-tree Clock Network for Skew Variability Reduction Anand Rajaram †‡ David Z. Pan † Jiang Hu * † Dept. of ECE, UT-Austin.
Statistical Full-Chip Leakage Analysis Considering Junction Tunneling Leakage Tao Li Zhiping Yu Institute of Microelectronics Tsinghua University.
Making Services Fault Tolerant
Dual Graph-Based Hot Spot Detection Andrew B. Kahng 1 Chul-Hong Park 2 Xu Xu 1 (1) Blaze DFM, Inc. (2) ECE, University of California at San Diego.
On Modeling the Lifetime Reliability of Homogeneous Manycore Systems Lin Huang and Qiang Xu CUhk REliable computing laboratory (CURE) The Chinese University.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
Lifetime Reliability-Aware Task Allocation and Scheduling for MPSoC Platforms Lin Huang, Feng Yuan and Qiang Xu Reliable Computing Laboratory Department.
1 ITC242 – Introduction to Data Communications Week 12 Topic 18 Chapter 19 Network Management.
TH EDA NTHU-CS VLSI/CAD LAB 1 Re-synthesis for Reliability Design Shih-Chieh Chang Department of Computer Science National Tsing Hua University.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Performance Yield-Driven Task Allocation and Scheduling for MPSoCs under Process Variation Presenter:
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
Rewiring – Review, Quantitative Analysis and Applications Matthew Tang Wai Chung CUHK CSE MPhil 10/11/2003.
Present by Chen, Ting-Wei Adaptive Task Checkpointing and Replication: Toward Efficient Fault-Tolerant Grids Maria Chtepen, Filip H.A. Claeys, Bart Dhoedt,
Test Wrapper Designs for the Detection of Signal Integrity Faults on Core External Interconnects of SOCs Qiang Xu and Yubin ZhangKrishnendu Chakrabarty.
FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.
Changbo Long ECE Department, UW-Madison Lei He EDA Research Group EE Department, UCLA Distributed Sleep Transistor Network.
Delay and Power Optimization with TSV-aware 3D Floorplanning M. A. Ahmed and M. Chrzanowska-Jeske Portland State University, Oregon, USA ISQED 2014.
1 Making Services Fault Tolerant Pat Chan, Michael R. Lyu Department of Computer Science and Engineering The Chinese University of Hong Kong Miroslaw Malek.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
SensEye: A Multi-Tier Camera Sensor Network by Purushottam Kulkarni, Deepak Ganesan, Prashant Shenoy, and Qifeng Lu Presenters: Yen-Chia Chen and Ivan.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Trace-Based Post-Silicon Validation for VLSI Circuits Xiao Liu Department of Computer Science and Engineering.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
L i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective TSV Repair for 3D- Stacked ICs Li Jiang †, Qiang Xu † and Bill Eklow § † CUhk REliable.
A Topology-based ECO Routing Methodology for Mask Cost Minimization Po-Hsun Wu, Shang-Ya Bai, and Tsung-Yi Ho Department of Computer Science and Information.
On Timing- Independent False Path Identification Feng Yuan, Qiang Xu Cuhk Reliable Computing Lab, The Chinese University of Hong Kong ICCAD 2010.
Authors: Jia-Wei Fang,Chin-Hsiung Hsu,and Yao-Wen Chang DAC 2007 speaker: sheng yi An Integer Linear Programming Based Routing Algorithm for Flip-Chip.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Yield Enhancement for 3D-Stacked Memory by Redundancy Sharing across Dies Li Jiang, Rong Ye and Qiang.
1 SOC Test Architecture Optimization for Signal Integrity Faults on Core-External Interconnects Qiang Xu and Yubin Zhang Krishnendu Chakrabarty The Chinese.
TSV-Aware Analytical Placement for 3D IC Designs Meng-Kai Hsu, Yao-Wen Chang, and Valerity Balabanov GIEE and EE department of NTU DAC 2011.
An efficient active replication scheme that tolerate failures in distributed embedded real-time systems Alain Girault, Hamoudi Kalla and Yves Sorel Pop.
Low-Power Gated Bus Synthesis for 3D IC via Rectilinear Shortest-Path Steiner Graph Chung-Kuan Cheng, Peng Du, Andrew B. Kahng, and Shih-Hung Weng UC San.
Network Survivability Against Region Failure Signal Processing, Communications and Computing (ICSPCC), 2011 IEEE International Conference on Ran Li, Xiaoliang.
1 Customer-Aware Task Allocation and Scheduling for Multi-Mode MPSoCs Lin Huang, Rong Ye and Qiang Xu CHhk REliable computing laboratory (CURE) The Chinese.
Presenter: Hong-Wei Zhuang X-Tracer: A Reconfigurable X- Tolerant Trace Compressor for Silicon Debug Feng Yuan Dept. of Comput. Sci. & Eng., Chinese Univ.
A Snapshot on MPLS Reliability Features Ping Pan March, 2002.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
1 A Cost-effective Substantial- impact-filter Based Method to Tolerate Voltage Emergencies Songjun Pan 1,2, Yu Hu 1, Xing Hu 1,2, and Xiaowei Li 1 1 Key.
Test Architecture Design and Optimization for Three- Dimensional SoCs Li Jiang, Lin Huang and Qiang Xu CUhk Reliable Computing Laboratry Department of.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Test Economics for Homogeneous Manycore Systems Lin Huang† and Qiang Xu†‡ †CUhk REliable computing laboratory.
TSV-Constrained Micro- Channel Infrastructure Design for Cooling Stacked 3D-ICs Bing Shi and Ankur Srivastava, University of Maryland, College Park, MD,
CUHK Learning-Based Power Management for Multi-Core Processors YE Rong Nov 15, 2011.
Jing Ye 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese Academy of Sciences.
Jing Ye 1,2, Xiaolin Zhang 1,2, Yu Hu 1, and Xiaowei Li 1 1 Key Laboratory of Computer System and Architecture Institute of Computing Technology Chinese.
Copyright © 2010 Houman Homayoun Houman Homayoun National Science Foundation Computing Innovation Fellow Department of Computer Science University of California.
HPC HPC-5 Systems Integration High Performance Computing 1 Application Resilience: Making Progress in Spite of Failure Nathan A. DeBardeleben and John.
VLSI Test Symposium, 2011 Nuno Alves, Yiwen Shi, and R. Iris Bahar School of Engineering, Brown University, Providence, RI Jennifer Dworak Department of.
Deterministic Diagnostic Pattern Generation (DDPG) for Compound Defects Fei Wang 1,2, Yu Hu 1, Huawei Li 1, Xiaowei Li 1, Jing Ye 1,2 1 Key Laboratory.
DAOmap: A Depth-optimal Area Optimization Mapping Algorithm for FPGA Designs Deming Chen, Jason Cong , Computer Science Department , UCLA Presented.
L i a b l eh kC o m p u t i n gL a b o r a t o r y Modeling TSV Open Defects in 3D-Stacked DRAM Li Jiang †, Liu Yuxi †, Lian Duan ‡, Yuan Xie ‡, and Qiang.
A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu
Structural Health Monitoring in WSNs by the Embedded Goertzel Algorithm Maurizio Bocca, M.Sc. Department of Automation and Systems Technology Aalto University.
On Reliable Modular Testing with Vulnerable Test Access Mechanisms Lin Huang, Feng Yuan and Qiang Xu.
Fault-Tolerant Resynthesis for Dual-Output LUTs Roy Lee 1, Yu Hu 1, Rupak Majumdar 2, Lei He 1 and Minming Li 3 1 Electrical Engineering Dept., UCLA 2.
Chih-Fan Lai1, J.-H. Roland Jiang1, and Kuo-Hua Wang2
Network Survivability
Mattan Erez The University of Texas at Austin July 2015
Mi Zhou, Li-Hong Shang Yu Hu, Jing Zhang
Aiman H. El-Maleh Sadiq M. Sait Syed Z. Shazli
Guihai Yan, Yinhe Han, and Xiaowei Li
Resource Allocation for Distributed Streaming Applications
Presentation transcript:

l i a b l eh kC o m p u t i n gL a b o r a t o r y On Effective and Efficient In-Field TSV Repair for Stacked 3D ICs Presenter: Li Jiang Li Jiang †, Fangming Ye *, Qiang Xu † Krishnendu Chakrabarty *, and Bill Eklow § † CUhk REliable Computing Laboratory The Chinese University of Hong Kong * Duke University § Cisco

Outline Introduction Related Works and Motivation In-field TSV Repair Framework Repair Algorithm Experimental Results Summary

TSV Latent Defects EM-induced Void Open Defect Signal Latency [Frank et al., IRPS’11] CTE-induced Crack Cooling Heating [Jung et al., ICCAD’11] crack

TSV Repair Schemes: Neighboring Repair To avoid Aging “hotspot”, we use signal-rerouting as our hardware infrastructure [Jiang et al., DATE’12] [Kang et al., JSSC’10]

Motivation Existing repair methods are deterministic Unaware of timing violating timing requirement after repair Hard to determine “faulty” TSV: A faulty TSV linking to a particular signal might be a good one if it links to another signal instead “Faulty” TSV propagation may render the entire TSV grid irreparable Repair solutions directly affect circuit lifetime reliability

Hardware Architecture Periodically On-line test In-field TSV Repair Repair Solution Validation Fail Success Circuit aging can also be detected

Repair Algorithm Signal-TSV pair graph: no confirmed timing violation Flow graph: routability checking Maximal Matching = #Signal ST-Graph Matched ST Pairs Potential ST Pairs Finding the maximal matching Repair Channels Residual Channels Test cost is too high in the runtime Flow-Graph

Next Matching Repair Algorithm To reduce test time Simultaneously Testing Previous Matching Current Matching Tested ST-Pairs Not Tested ST-Pairs Routable Avoid redundant test Test ST pairs from next matching in advance

Spare TSV Sharing How to solve the conflict of using shared spares? Merge STpair-graphs into connected STpair-graph

Experimental Setup Benchmark : IWLS 2005 OpenCore benchmarks data encryption standard (DES) circuit data encryption standard (DES) circuit fast-Fourier transform (FFT) circuit fast-Fourier transform (FFT) circuit Aging Effect: Characterized by additional latent delay in TSVs, reflected as resistance increase in terms of time t. Characterized by additional latent delay in TSVs, reflected as resistance increase in terms of time t. [Frank et.al, IRPS’11], [Ye et al. DAC’12] [Frank et.al, IRPS’11], [Ye et al. DAC’12] Parameters: TSV aging coefficient a, TSV initial resistance R Parameters: TSV aging coefficient a, TSV initial resistance R Following Normal Distribution Following Normal Distribution Modified Router based Repair Scheme MF: Continue repair if “new fault” occurs MF: Continue repair if “new fault” occurs MF’: Restore repair if “new fault” occurs MF’: Restore repair if “new fault” occurs Proposed Repair Algorithm MV: Match with Verified routability MV: Match with Verified routability MR: With test time reduction MR: With test time reduction MS: With spare TSV sharing MS: With spare TSV sharingComparison

Results Varied aging coefficients with fixed initial resistance

Summary First work targeting on in-field TSV repair First work targeting on in-field TSV repair An efficient TSV repair algorithm that is able to significantly improve MTTF of TSV through the judicious use of spares An efficient TSV repair algorithm that is able to significantly improve MTTF of TSV through the judicious use of spares Redundancy sharing technique can tolerate aging “hotspots” Redundancy sharing technique can tolerate aging “hotspots”

l i a b l eh kC o m p u t i n gL a b o r a t o r y Thank you for your attention !

Results 8x8 TSV grid size repair architecture with varied aging coefficients varied rerouting delay between two adjacent routers (ps)