SD/MICRO-SD CARD INTERFACING. MEMORY ORGANIZATION IN SD CARDS Like any other memory, they too have their unique address. The memory is divided into.

Slides:



Advertisements
Similar presentations
8086 [2] Ahad. Internal! External? 8086 vs _bit Data Bus 20_bit Address 8_bit Data Bus 20_bit Address Only external bus of 8088 is.
Advertisements

INTERFACING SD CARD WITH MSP430F FEW COMMANDS IN SPI MODE  CMD0 :- Resets the sd card & used in initialization process.  CMD17 :- used to read.
MICROPROCESSORS TWO TYPES OF MODELS ARE USED :  PROGRAMMER’S MODEL :- THIS MODEL SHOWS FEATURES, SUCH AS INTERNAL REGISTERS, ADDRESS,DATA & CONTROL BUSES.
Programmable Interval Timer
Programmable Keyboard/ Display Interface: 8279
TK2633 Introduction to Parallel Data Interfacing DR MASRI AYOB.
The 8085 Microprocessor Architecture
Microprocessor and Microcontroller
CS-334: Computer Architecture
Serial Peripheral Interface (SPI)
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
1 Today I/O Systems Storage. 2 I/O Devices Many different kinds of I/O devices Software that controls them: device drivers.
MICRO SD CARD INTERFACING WITH MSP430
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
INPUT-OUTPUT ORGANIZATION
MODES OF Details of Pins Pin 1 –Connected Ground Pins 2-16 –acts as both input/output. Outputs address at the first part of the cycle and outputs.
Serial Peripheral Interface (SPI) Bus. SPI Bus There is no official specification for the SPI bus. It is necessary to consult the data sheets of the devices.
Serial Peripheral Interface Module MTT M SERIAL PERIPHERAL INTERFACE (SPI)
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
Memory interface Memory is a device to store data
1 ECE243 I/O Hardware. 2 ECE243 Basic Components.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
Computer Sensing and Control How is binary related to what we are trying to accomplish in electronics? The PC GadgetMaster II uses binary to communicate.
8254 SOFTWARE PROGRAMMABLE TIMER/COUNTER
The 8253 Programmable Interval Timer
Universal Synchronous/Asynchronous Receiver/Transmitter (USART)
Advanced Microprocessor1 I/O Interface Programmable Interval Timer: 8254 Three independent 16-bit programmable counters (timers). Each capable in counting.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
MODES OF Details of Pins Pin 1GND –Connected Ground Pins 2-16 AD14-AD0–acts as both input/output. Outputs address at the first part of the cycle.
8279 KEYBOARD AND DISPLAY INTERFACING
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
File Systems cs550 Operating Systems David Monismith.
8279 KEYBOARD AND DISPLAY INTERFACING
PROGRAMMABLE PERIPHERAL INTERFACE -8255
Introduction to Microprocessors - chapter3 1 Chapter 3 The 8085 Microprocessor Architecture.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
The World Leader in High Performance Signal Processing Solutions SD/SDIO Introduction Cliff Cai.
WINLAB Open Cognitive Radio Platform Architecture v1.0 WINLAB – Rutgers University Date : July 27th 2009 Authors : Prasanthi Maddala,
8251 USART.
— Analog Devices Confidential Information — Applications Issues 1.
Serial mode of data transfer
The 8085 Microprocessor Architecture
16.317: Microprocessor System Design I
Instruction format Instruction is a command to microprocessor to perform a given task on specified data. Each instruction has two parts: One is the task.
The 8085 Microprocessor Architecture
DMA CONTROLLER 8257 Features: It is a 4-channel DMA.
E3165 DIGITAL ELECTRONIC SYSTEM
Keyboard/Display Controller INTEL 8279
..
An Introduction to Microprocessor Architecture using intel 8085 as a classic processor
Computer Organization and Design
Interfacing Memory Interfacing.
Serial Communication Interface: Using 8251
Serial EEPROM (Atmel 24C-512)
Parallel communication interface 8255
Programmable Interval timer 8253 / 8254
Programmable Interval timer 8253 / 8254
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
The 8085 Microprocessor Architecture
8279 – Programmable Keyboard/Display Interface
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
UNIT-III Pin Diagram Of 8086
Applications Issues.
Applications Issues.
Jazan University, Jazan KSA
Presentation transcript:

SD/MICRO-SD CARD INTERFACING

MEMORY ORGANIZATION IN SD CARDS Like any other memory, they too have their unique address. The memory is divided into blocks, in many cards the length of block can be set by user, by default it is 512 byte. Block is the minimum amount of data that can be transferred.. If block length is chosen to be 512 byte,,then address like 02h,05h are not permissible. There are 2 types of card – SD and SDHC. The address length is of 32 bit. Now in SD cards the address is given in terms of BYTE number, so there will be 2ˆ32 =4 GB, normally card below 2GB are SD card. Today cards of capacity with 32 gbs are available, but length of address is fixed ie 32 bit, so there lies the need of SDHC card,here the address of block is given not BYTE. If block length is chosen to be 512 byte,,then also address like 02h,05h are permissible.

COMMAND FORMAT The command comprises of 6 byte First byte is 0,1,(6-bit command ). 2-5 is argument generally address or left as Last byte 7- bit crc, and 1.

INITIALIZATION SEQUENCE First of all bring cs (chip select) low Give about 80 dummy cycle to initialize its registers. These can be done by writing 10 dummy write in TX buffer of spi. In spi mode it is not that if u set clock to certain frequency then it will always give that. It will only give clk when we write something in TX buffer, even for read purpose we have to send some dummy values like 0xFF. Then send command 0 and 1 with valid response 0x01 and 0x00 respectively. During these time clk frequency should be between 100k - 400k,afterwards u can increse it.

SOME IMPORTANT THINGS USING SPI MODE When data is being not transmitted then the clk value should be high. Phase is shown in fig. SD card always detect negedge and tx stuffs are ready after some gap may be at posedge.

Card detection Earlier I have discussed 2 methods for detection, now i will focus on one more method. The chip select(cs) of sd card have 50kΩ internal pull-up, the idea is that we can have a external pull down resistor of large value say k, at first this cs pin will be defined as input interrupt and as soon as interrupt occur,we will declare this pin as output and continue initialization process. Further if controller finds that read write process is not going off for a long time then it can re-declare the cs as input and read its,if value found to be high that means card is still present,otherwise not and pin will remain in input state only.

Be Aware!! The sd cards have their csd register which can be assesed by CMD9,most of vendors allow to manipulate the value of this register,it also contains the size bits,this can be easily changed and we have to pay for it. SOLUTION!! – Apply read command (CMD17) and try to access the high address value,if it return wrong address error that mean you are cheated. The next thing you should do is to change the size again because without it,it may return error.

WHAT WE HAVE DONE The interfacing part is over. We have done successfully read/write operation in most of the cards.

THANK YOU