Multiplexers DeMultiplexers XOR gates

Slides:



Advertisements
Similar presentations
Part 4: combinational devices
Advertisements

Encoders Three-state devices Multiplexers
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Documentation Standards
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 9 Programmable Configurations Read Only Memory (ROM) – –a fixed array of AND gates.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
DIGITAL SYSTEMS TCE OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 3 OF 3) MULTIPLEXERS DEMULTIPLEXERS.
1 EE365 Three-state Outputs Encoders Multiplexers XOR gates.
ECE 301 – Digital Electronics Multiplexers and Demultiplexers (Lecture #12)
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
Adders, subtractors, ALUs
Encoders Three-state Outputs Multiplexers XOR gates.
Combinational and Sequential Logic Circuits.
NOCTI Review Lesson 4 Objectives:
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.
MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5) Dr. Costas Kyriacou and Dr. Konstantinos Tatas ACOE161 - Digital Logic.
Three-state devices Multiplexers
The Digital Logic Level
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Logic Circuits I.
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Adders, subtractors, ALUs.
Fall 2004EE 3563 Digital Systems Design EE3563 Multiplexers  A multiplexer is a digital switch  Allows a device to select a single line from many  Some.
Digital Logic Design Week 3
Eng. Mohammed Timraz Electronics & Communication Engineer University of Palestine Faculty of Engineering and Urban planning Software Engineering Department.
Combinational Design, Part 3: Functional Blocks
Multiplexers XOR gates. Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output. An n-input and b-bit multiplexer.
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
Sneha.  Gates Gates  Characteristics of gates Characteristics of gates  Basic Gates Basic Gates  AND Gate AND Gate  OR gate OR gate  NOT gate NOT.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Three-state devices Multiplexers.
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
ECE 171 Digital Circuits Chapter 10 MUX Herbert G. Mayer, PSU Status 11/23/2015 Copied with Permission from prof. Mark PSU ECE.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Multiplexers.
Combinational Logic: Other Gate Types
A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that.
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
ECE 3110: Introduction to Digital Systems Chapter 5 Combinational Logic Design Practices Adders,subtractors, ALUs.
Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
ECE 3130 Digital Electronics and Design
ECE 3130 Digital Electronics and Design
Transistors and Logic Circuits
Multiplexers (Data Selectors)
Multiplexer.
EKT 124 MUX AND DEMUX.
Combinational Circuits
Transistors and Logic Circuits
OTHER COMBINATIONAL LOGIC CIRCUITS
Combinational Logic Circuits
KS4 Electricity – Electronic systems
KS4 Electricity – Electronic systems
Digital Signals Digital Signals have two basic states:
Basic Digital Logic Basic Gates
The Digital Logic Level
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
EET107/3 DIGITAL ELECTRONICS 1
Logic Gates.
KS4 Electricity – Electronic systems
13 Digital Logic Circuits.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Logic Gates.
Logic Circuits I Lecture 3.
Digital System Design Combinational Logic
Arithmetic Circuits.
Presentation transcript:

Multiplexers DeMultiplexers XOR gates

Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output.

Multiplexers also known as Data Selectors

Multiplexers An n-input and b-bit multiplexer has n soureces of data, each of which b bits wide, and there are b output bits. A multiplexer is a unidirectional device. Multiplexers are used in any application in which data must be switched from multiple sources to a destination. e.g., processor’s registers to ALU

Multiplexers

74x151 8-input 1-bit multiplexer

Multiplexers 74x151 74x157 74x153 8-input, 1-bit-wide Multiplexer 8-input, 1-bit Multiplexer 1-bit, 8-to-1 Multiplexer 1, 8-to-1 Multiplexer 1, 1-of-8 Data Selector Single, 1-of-8 Data Selector 74x157 2-input, 4-bit-wide Multiplexer 2-input, 4-bit Multiplexer 4-bit, 2-to-1 Multiplexer 4, 2-to-1 Multiplexer Quadruple 2-line to 1-line Data Selector/Multiplexer Quad, 1-of-2 Data Selector 74x153 4-input, 2-bit-wide Multiplexer 2-bit, 4-to-1 Multiplexer 2, 1-of-4 Data Selector

74x151 truth table

Other multiplexer varieties 2-input, 4-bit-wide 74x157 4-input, 2-bit-wide 74x153

Multiplexers Describe:

16 16-to-1 muxes 16-to-1 mux = 2 x 74x151 8-to-1 mux + NAND gate

4 16-bit 2-to-1 muxes 16-bit 2-to-1 mux = 4 x 74x157 4-bit 2-to-1 mux

Multiplexers, Demultiplexers A multiplexer is used to select one of n sources of data to transmit on a bus. A demultiplexer is opposite of a multiplexer. A 1-bit, n-output demultiplexer has one data input and s inputs to select one of n = 2s data outputs. A b-bit, n-output demultiplexer has b-data input and s inputs to select one of n = 2s sets of b-data outputs.

Multiplexers, Demultiplexers, and Buses

Multiplexers, Demultiplexers, and Buses A multiplexer can be used to select one of n sources of data to transmit on a bus. A demultiplexer can be used to route the bus data to one of m destinations.

Decoder/Demultiplexers A binary decoder with an enable input can be used as a demultiplexer. The decoder’s enable input is connected to the data line, and its select inputs determine which of its output lines is driven with the data bit.

Binary 2-to-4 decoder Note “x” (don’t care) notation.

2-input XOR gates Like an OR gate, but excludes the case where both inputs are 1. XNOR: complement of XOR XY = X’.Y + X.Y’

2-input XOR gates XY = X’.Y + X.Y’

Commercial chip 74x86 has four XOR gates

XOR and XNOR symbols The logic symbols for XOR and XNOR functions are shown below. There are four equivalent symbols for each function. All of these alternatives are a consequence of a simple rule: any two signals (inputs or output) of an XOR or XNOR gate may be complemented without changing the resulting logic function.

Multi-input XOR n XOR gates may be connected to form a circuit with n+1 inputs and a single output. This is called an odd-parity circuit, because its output is 1 if an odd number of inputs are 1. Used to generate and check parity bits in computer systems. Detects any single-bit error

Parity tree Faster with balanced tree structure