NS Training Hardware

Memory Interface

Support for SDRAM, asynchronous SRAM, ROM, asynchronous flash and Micron synchronous flash Support for 8, 16 or 32 bit devices Four static memory chip selects and four dynamic memory chip selects Each chip select can support up to 256MB of memory Chip selects are independently configured Guaranteed 200MB/s BW to/from SDRAM –200MB/s is achieved when multiple masters are accessing memory and all accesses are row misses and all accesses are 8-words. Open bank and row status maintained for each dynamic memory chip select to maximize system performance SDRAM refresh cycles performed as needed Address mirroring on chip select #1 to support “boot from flash” functionality Clock forwarded interface simplifies board design

Memory Interface Hardware Strapping Pins BOOT_STRAP[0] (Internal pull-up) –Chip select 1 byte lane enable polarity select. The input is inverted. “0” -> Active low (default) “1” -> Active high BOOT_STRAP[2] (Internal pull-up) –Memory interface read mode select. “0” -> Command delay mode. “1” -> This option is not supported. BOOT_STRAP[4:3] (Internal pull-up) –Chip select 1 data width select “00” -> 8 bits “01” -> 16 bits “10” -> 32 bits “11” -> Not Defined

Memory Interface Hardware Strapping Pins GPIO[49] (Internal pull-up) –Chip select 1 polarity. The input is inverted. “0” -> Active low (default) “1” -> Active high GPIO[44] (Internal pull-up) –Endian mode. The input is inverted. “0” -> Active low (default) “1” -> Active high RESET_DONE (Internal pull-up) –System Boot mode “0” -> Boot from SDRAM using SPI-EEPROM “1” -> Boot from Flash or ROM (default)

System Boot from Flash NS9750 powers up and the ARM9 is taken out of reset. The ARM9 begins fetching instructions from address 0x This fetch is mirrored from DY_CS_N[0] to ST_CS_N[1]. The ARM9 configures the memory controller with optimal values and disables the address mirroring function. The ARM9 branches to execute code directly from static memory. The ARM9 copies the boot code from the static memory device to the dynamic memory device. The ARM9 branches to execute code out of dynamic memory.

Hints & Kinks Why must pin boot_strap[2] be tied low ? –Command delayed mode was implemented. Clock delayed mode is reserved for future use. How may devices can be attached to the system memory bus ? –At 100Mhz, the memory interface pins can drive 2 loads, typically a flash and an SDRAM or a buffer and an SDRAM. Other configurations at lower clock rates must be verified with a Spice analysis. Why must pin clk_out[0] be connected to pin clk_in[0] ? –This is the SDRAM feedback clock path. It is used to clock the read data into the chip. The other three feedback clocks, clk_in[3:1], need only be connected to ground. Can I add delay to the feedback clock path ? –No. The feedback clock path should be no longer than 2 inches. What is the speed of the memory interface clock ? –The memory interface clock is always the same frequency as the AHB clock. Refer to the SCM chapter for complete details.

Hints & Kinks What are some example part numbers ? –Micron 128Mb SDRAM MT48LC4M32B2 –Micron 8Mb Flash MT 28F800F3 Where can I find component specifications? – –

Example Memory Subsystem

Example SDRAM Burst Read

Example Flash Read