Time-Triggered Architectures, Protocols and Applications. P.S. Thiagarajan.

Slides:



Advertisements
Similar presentations
Time-Triggered Protocol
Advertisements

System Area Network Abhiram Shandilya 12/06/01. Overview Introduction to System Area Networks SAN Design and Examples SAN Applications.
Bus Architectures for Satety- Critical Embedded Systems --by Harit Desai.
Z-MAC: a Hybrid MAC for Wireless Sensor Networks Injong Rhee, Ajit Warrier, Mahesh Aia and Jeongki Min Dept. of Computer Science, North Carolina State.
1 An Approach to Real-Time Support in Ad Hoc Wireless Networks Mark Gleeson Distributed Systems Group Dept.
2/11/2010 BEARS 2010 On PTIDES Programming Model John Eidson Jeff C. Jensen Edward A. Lee Slobodan Matic Jia Zou PtidyOS.
Software Engineering for Real- Time: A Roadmap H. Kopetz. Technische Universitat Wien, Austria Presented by Wing Kit Hor.
Ordering and Consistent Cuts Presented By Biswanath Panda.
CS 582 / CMPE 481 Distributed Systems Fault Tolerance.
Distributed systems Module 2 -Distributed algorithms Teaching unit 1 – Basic techniques Ernesto Damiani University of Bozen Lesson 3 – Distributed Systems.
CS599 Software Engineering for Embedded Systems1 Software Engineering for Real-Time: A Roadmap Presentation by: Mandar Samant Raghbir Singh Banwait.
Presenter : Shih-Tung Huang Tsung-Cheng Lin Kuan-Fu Kuo 2015/6/15 EICE team Model-Level Debugging of Embedded Real-Time Systems Wolfgang Haberl, Markus.
OS Fall ’ 02 Introduction Operating Systems Fall 2002.
Bogdan Tanasa, Unmesh D. Bordoloi, Petru Eles, Zebo Peng Department of Computer and Information Science, Linkoping University, Sweden December 3, 2010.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
Chess Review May 11, 2005 Berkeley, CA Composable Code Generation for Distributed Giotto Tom Henzinger Christoph Kirsch Slobodan Matic.
Reliability-Aware Frame Packing for the Static Segment of FlexRay Bogdan Tanasa, Unmesh Bordoloi, Petru Eles, Zebo Peng Linkoping University, Sweden 1.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.
Design of Fault Tolerant Data Flow in Ptolemy II Mark McKelvin EE290 N, Fall 2004 Final Project.
Figure 1.1 Interaction between applications and the operating system.
1 of 14 1 Analysis and Synthesis of Communication-Intensive Heterogeneous Real-Time Systems Paul Pop Computer and Information Science Dept. Linköpings.
TTP ® - As Predictable as Time 1 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTTech Powernode As a Linux Prototyping Platform for.
CS533 - Concepts of Operating Systems
Holistic Scheduling and Analysis of Mixed Time/Event-Triggered Distributed Embedded System Traian Pop, Petru Eles, Zebo Peng EE249 Discussion Paper Review.
November 18, 2004 Embedded System Design Flow Arkadeb Ghosal Alessandro Pinto Daniele Gasperini Alberto Sangiovanni-Vincentelli
CprE 458/558: Real-Time Systems
The Rare Glitch Project: Verifying Bus Protocols for Embedded Systems Edmund Clarke, Daniel Kroening Carnegie Mellon University.
A Tool for Describing and Evaluating Hierarchical Real-Time Bus Scheduling Policies Author: Trevor Meyerowitz, Claudio Pinello, Alberto DAC2003, June 24,2003.
EMBEDDED SOFTWARE Team victorious Team Victorious.
INPUT-OUTPUT ORGANIZATION
Network Topologies An introduction to Network Topologies and the Link Layer.
January 23 rd, 2003 The Time-Triggered Architecture Krishnakumar B Institute for Software Integrated Systems Vanderbilt University,
1 Albert Ferrer-Florit, Steve Parkes Space Technology Centre University of Dundee QoS for SpaceWire networks SpW-RT prototyping.
1 Fault Tolerance in the Nonstop Cyclone System By Scott Chan Robert Jardine Presented by Phuc Nguyen.
Enabling Dependable Communication in Cyber-Physical Systems with a Wireless Bus Federico Ferrari PhD Defense October 18, 2013 — Zurich, Switzerland Computer.
LOGO OPERATING SYSTEM Dalia AL-Dabbagh
Securing Every Bit: Authenticated Broadcast in Wireless Networks Dan Alistarh, Seth Gilbert, Rachid Guerraoui, Zarko Milosevic, and Calvin Newport.
1.1 What is the Internet What is the Internet? The Internet is a shared media (coaxial cable, copper wire, fiber optics, and radio spectrum) communication.
RTS Meeting 8th July 2009 Introduction Middleware AUTOSAR Conclusion.
ARMADA Middleware and Communication Services T. ABDELZAHER, M. BJORKLUND, S. DAWSON, W.-C. FENG, F. JAHANIAN, S. JOHNSON, P. MARRON, A. MEHRA, T. MITTON,
© Oxford University Press 2011 DISTRIBUTED COMPUTING Sunita Mahajan Sunita Mahajan, Principal, Institute of Computer Science, MET League of Colleges, Mumbai.
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
Dependable communication synthesis for distributed embedded systems Nagarajan Kandasamy, John P. Hayes, Brian T. Murray Presented by John David Eriksen.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Thomas Losert HRTC Meeting 12 September 2002, Vienna Introduction to the TTA.
CONTI'20041 Event Management in Distributed Control Systems Gheorghe Sebestyen Technical University of Cluj-Napoca Computers Department.
Lecture 4: Sun: 23/4/1435 Distributed Operating Systems Lecturer/ Kawther Abas CS- 492 : Distributed system & Parallel Processing.
TTP and FlexRay. Time Triggered Protocols Global time by fault tolerant clock synchronisation Exact time point of a certain message is known (determinism)
Dtsi/Sol CEA System Software Activities 125/02/2005VD R&D topics Designing tools and system software for:  The management of parallelism Mono-processor.
Time Triggered Networks: use in space 2015 CCSDS spring SOIS Plenary 23 March 2015 Glenn Rakow/NASA-GSFC.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Processes Introduction to Operating Systems: Module 3.
Design of Technical Condition Monitoring System of Vehicle Based on CAN Bus Authors : Ruili Zeng, Yunkui Xiao Department of Automobile Engineering Academy.
Advantages of Time-Triggered Ethernet
1 Chap. 2 Protocol. 2 Communication model Simplified communication model  source node  gather data from sensor or switch using ADC (analog-to-digital.
Tolerating Communication and Processor Failures in Distributed Real-Time Systems Hamoudi Kalla, Alain Girault and Yves Sorel Grenoble, November 13, 2003.
Computer Simulation of Networks ECE/CSC 777: Telecommunications Network Design Fall, 2013, Rudra Dutta.
Global Clock Synchronization in Sensor Networks Qun Li, Member, IEEE, and Daniela Rus, Member, IEEE IEEE Transactions on Computers 2006 Chien-Ku Lai.
Giotto Embedded Control Systems Development with Thomas A. Henzinger Ben Horowitz Christoph M. Kirsch University of California, Berkeley
Sine-Wave Application v2.0 Pavel Čírtek. Sine-Wave Application v2.0 2 The Aim of the Work Create representative prototype of highly dependable synthetic.
Fundamentals of Fault-Tolerant Distributed Computing In Asynchronous Environments Paper by Felix C. Gartner Graeme Coakley COEN 317 November 23, 2003.
Undergraduate course on Real-time Systems Linköping TDDD07 Real-time Systems Lecture 5: Real-time Communication Simin Nadjm-Tehrani Real-time Systems Laboratory.
Paul Pop, Petru Eles, Zebo Peng
Fault Tolerance Distributed Web-based Systems
Introduction to locality sensitive approach to distributed systems
CLUSTER COMPUTING.
Feedback-jamming ARQ mechanisms
Time-Triggered Architecture
Design.
Presentation transcript:

Time-Triggered Architectures, Protocols and Applications. P.S. Thiagarajan

Introduction The Time-triggered paradigm: –Events happen at pre-determined time points. Architectures can be designed around this principle. The components of a TTA will communicate using a time-triggered protocol. – Hardware support needed for running the protocol!

Introduction Application domains: –Automotive electronics –Fly-by-wire cockpits –Railway signaling systems Reason: time-deterministic executions.

The Main Idea Event-triggered –Timed automata –CAN (Controller Area Network) – Meeting of 3 people Everyone speaks whenever he/she has something to say. Must wait for the currently speaker to finish before a new speaker can start. Imagine a meeting of 40 people!

The Main Idea Time-triggered –Every speaker is assigned a predetermined time slot. – After one round, the speaker gets a slot again. –Also, a topic-schedule has been worked out in advance. Top1, Top2, Top4 in the first round. Top1, Top3 and Top5 in the second round Top2, Top4 and Top5 in the third round. – Ensure no one breaks the rules!

Time-Triggered Architecture

Basic unit: NODE Node:  A processor with memory  I-O subsystem  Operating system  Application software  Time-triggered communication controller

Time-Triggered Architecture Communication (TTA Protocol)  Nodes connect to each other via two independent channels.  The communication subsystem executes a periodic Time Division Multiple Access (TDMA) schedule.  Read a data frame + state information from CNI (Communication Node Interface) at predetermined fetch instant and deliver to the CNIs of all receiving nodes at predetermined delivery instants.

Time-Triggered Architecture Communication  All the TTPs in a cluster know this schedule.  All nodes of a cluster have the “same” notion of global time.  fault-tolerant clock synchronization.  TTA BUS topology.

Features of the TTP Fault-tolerance Small overhead Only data signals (and no control signals) cross interfaces. Integrates numerous services –Predictable message transmission –Message acknowledgement in group communication –Clock synchronization –Membership

Assumptions Fail-silence –Communication channels only have omission failures. –Nodes either deliver correct results or no results Internal failures are detected and node turned off

Network Topologies

ECU + The Bus Controller

The TDMA Schedule (FlexRay)

System Overview Replicated communication channels The channel is a broadcast bus Access is by TDMA driven by progression of global time Local nodes time synchronized by TTP Communication by rapid and periodic message exchanges

TTP Design Rationale Sparse time base –Messages are sent only at statically designated intervals –Inflexible compared to Event-triggered (ET) model, but easier to test Use of a priori knowledge –All nodes are aware of when each node is scheduled to transmit –Sender node information need not be included in frame –Reduced overhead Broadcast –Correctness of transmitted message can be concluded as soon as one receiver acknowledges message delivery (broadcast medium)

Protocol Highlights Bus access –A FTU will have one or two time slots depending on class of fault-tolerance –Number of slots in a TDMA round given to an FTU may also be different Membership Service –If a message from a sending node does not occur in designated interval, its membership is set to 0 in other nodes –Membership checked before transmission. A node is alive if Its internal error detection mechanism has not indicated error At least one of its transmitted frames has been correctly acknowledged.

Protocol Highlights Temporary blackout handling –Correlated failure of a number of nodes –Identified by sudden drop in membership –Nodes send I-messages and perform local emergency control –After membership has stabilized, mode changed to global emergency service

Protocol Highlights Temporal encapsulation of nodes –Communication bandwidth assigned statically –Time base is sparse- every input can be observed and reproduced exactly Testability –Easy to test the implementation in comparison to ET –Easy to simulate –finite number of execution scenarios Uncontrolled interactions between nodes are prevented Determinism: can replicate states of nodes

Strengths Can provide fault-tolerant real-time performance Practical (MARS platform), efficient, and scalable –Can be implemented using available hardware, signalling mechanisms –Low overhead –High data rates, used in both twisted fiber and optical channels Reusability, composability, and testability

Weaknesses The schedule is fixed so there is no bandwidth allocated for alarms and other spontaneous messages All fault-tolerance mechanism is implemented at system level, this means that very little “freedom” is left for application specific implementations Addition of nodes affects the existing system (although not the application)

Current Status There are basically two competing protocols/platforms. – One due to Kopetz et.al –The second one driven by a consortium based on a standard called FLEXRAY. Flexray is more flexible. –Allows for a dynamic segment during which it can display event triggered behavior. –Does not have a fault model. –Does not provide a membership service.

Our Research We are building system level design methodology for time-triggered applications. Mainly targeted towards Flexray platforms.

Block diagram of BBW

SystemC Code.sbs Rhapsody internal Representations UML-SystemC Translator.h,.cpp UML models in Rhapsody SystemC simulation kernel Performance numbers Trace Workflow

Other Research at SOC Samarjit Chakraborty and his student are also studying time-triggered applications. Main aim: – To do timing analysis. GIOTTO is a software level abstraction of time-triggered applications. –One needs to solve a mapping problem.

References Kopetz, H., and Grunsteidl, G., "TTP - A time-triggered protocol for fault-tolerant real-time systems", Digest of Papers., FTCS-23. (IEEE CS 23rd Int' Symp. on Fault- Tolerant Computing), Aug. 1993, pp TTP - A time-triggered protocol for fault-tolerant real-time systems The Real-time Systems Research Group, Institut f ü r Technische Informatik, Vienna University of Technology University of Technology REAL-TIME COMMUNICATION- Evaluation of protocols for automotive systems, MICHAEL WAERN, Waern.pdf Waern.pdf CAN bus, Time-triggered Technology,

Event-triggered Vs. Time-Triggered How to integrate the two paradigms? –Interesting research opportunities! Theoretical and more importantly, practical. –We have one paper on the theoretical front. Much more needs to be done. Krcal, P, L Mokrushin, P S Thiagarajan and W Yi: Timed vs. Time-Triggered Automata. Proc. of CONCUR'04, LNCS 3170, pp , Springer, 2004.Timed vs. Time-Triggered Automata. You can find a link to this paper from my home page (

Event-triggered Vs. Time-Triggered Interface to the external physical world: –Event-triggered. Implementation architecture: –Time- triggered? –Predicatable –Composability.

The Automotive Electronics Case Current scene: –Current systems contain upto 70 ECUs (Electronic Control Units). –Each ECU is developed and acts independently; very little integration. –Communication: Event-triggered Slow; 500 Kbits/sec

The Automotive Electronics Case Next Generation: –Integrated architecture. –Distributed, safety-critical, real time. –Why? Costs: –reduce the number of ECUs. Reliability Safety Multiple use of sensors.

Conclusions Global time and clock synchronizations play a fundamental role. –But this also incurs overhead. The (TDMA) schedule is static. –Can’t do application specific optimizations.

Conclusion Time-Triggered architectures and protocols will become important. Seemingly simple –But quite sophisticated for time-deterministic, robust distributed systems.