VXS Cover VME Switched Serial “VXS” is a trademark of VITA.

Slides:



Advertisements
Similar presentations
1 UNIT I (Contd..) High-Speed LANs. 2 Introduction Fast Ethernet and Gigabit Ethernet Fast Ethernet and Gigabit Ethernet Fibre Channel Fibre Channel High-speed.
Advertisements

M A Wajid Tanveer Infrastructure M A Wajid Tanveer
Press any key to continue by Marc Ruocco 1 High-Speed Interfaces: FPDP and RACEway RACE, RACEway and RACE++ are trademarks of Mercury Computer Systems,
Sales Presentation November 2010
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
Robert Cooper Mercury Computer Systems Mark Littlefield Curtiss-Wright Controls Architectures for High-Performance Embedded Computing 9/17/09.
Campus LAN Overview. Objectives Identify the technical considerations in campus LAN design Identify the business considerations in campus LAN design Describe.
CSC 450/550 Part 3: The Medium Access Control Sublayer More Contents on the Engineering Side of Ethernet.
Overview of VITA57 - FMC Denis Smetana
Computers Are Your Future © 2008 Prentice-Hall, Inc.
I/O Channels I/O devices getting more sophisticated e.g. 3D graphics cards CPU instructs I/O controller to do transfer I/O controller does entire transfer.
MJ02/07041 Session 02 Network Components Adapted from Network Management: Principles and Practice © Mani Subramanian 2000 and solely used for Network Management.
EE 4272Spring, 2003 Chapter 14 LAN Systems Ethernet (CSMA/CD)  ALOHA  Slotted ALOHA  CSMA  CSMA/CD Token Ring /FDDI Fiber Channel  Fiber Channel Protocol.
Introduction to the new mainframe: Large-Scale Commercial Computing © Copyright IBM Corp., All rights reserved. Chapter 3: Scalability.
MUST HAVE SHOULD HAVE COULD HAVE Module # 010. Qi Hardware Objectives Recognize hardware Know how to interface to field equipment Know the 4 different.
UNI EN ISO 9001 CERT. N CAEN VME course for beginners Carlo Tintori Kolkata-Mumbai May 2009.
 I/O channel ◦ direct point to point or multipoint comms link ◦ hardware based, high speed, very short distances  network connection ◦ based on interconnected.
Universal Serial Bus Evann Seary Mike Kezele. Content Overview History of USB Overview Future of USB USB 3.0 WUSB.
Peripheral Buses COMP Jamie Curtis. PC Buses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Asis AdvancedTCA Class What is a Backplane? A backplane is an electronic circuit board Sometimes called PCB (Printed Circuit Board) containing circuitry.
© 2006 Cisco Systems, Inc. All rights reserved.Cisco PublicITE I Chapter 6 1 LAN Design LAN Switching and Wireless – Chapter 1.
Chapter 6 High-Speed LANs Chapter 6 High-Speed LANs.
InterVLAN Routing Design and Implementation. What Routers Do Intelligent, dynamic routing protocols for packet transport Packet filtering capabilities.
Peripheral Busses COMP Jamie Curtis. PC Busses ISA is the first generation bus 8 bit on IBM XT 16 bit on 286 or above (16MB/s) Extended through.
Introduction to USB Development. USB Development Introduction Technical Overview USB in Embedded Systems Recent Developments Extensions to USB USB as.
HyperTransport™ Technology I/O Link Presentation by Mike Jonas.
1 Chapter Overview Understanding Expansion Buses Configuring Expansion Cards Cables and Connectors.
About Samway Electronic SRL Founded in 2005 in Bucharest, Romania Focused on management and monitoring solutions for telecom/industrial computers Active.
CSCI-235 Micro-Computer in Science The Network. © Prentice-Hall, Inc Communications  Communication is the process of sending and receiving messages 
Add on cards. Also known as Expansion card or interface adapter. It can be inserted into an expansion slot of a motherboard to add functionality to a.
LOGO BUS SYSTEM Members: Bui Thi Diep Nguyen Thi Ngoc Mai Vu Thi Thuy Class: 1c06.
Silicon Building Blocks for Blade Server Designs accelerate your Innovation.
Basic LAN techniques IN common with all other computer based systems networks require both HARDWARE and SOFTWARE to function. Networks are often explained.
Maximizing The Compute Power With Mellanox InfiniBand Connectivity Gilad Shainer Wolfram Technology Conference 2006.
Trends In Network Industry - Exploring Possibilities for IPAC Network Steven Lo.
 Network Segments  NICs  Repeaters  Hubs  Bridges  Switches  Routers and Brouters  Gateways 2.
Intorduction to Lumentis
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
LAN Switching and Wireless – Chapter 1
VPX Cover Overview and Update “VPX, Open VPX, and VPX REDI ” are trademarks of VITA.
1 LAN design- Chapter 1 CCNA Exploration Semester 3 Modified by Profs. Ward and Cappellino.
1 CHAPTER 8 TELECOMMUNICATIONSANDNETWORKS. 2 TELECOMMUNICATIONS Telecommunications: Communication of all types of information, including digital data,
1 S DBG Local Area Memory Port—P2100 What is Better I/O, and When?
EMBEDDED SYSTEMS ON PCI. INTRODUCTION EMBEDDED SYSTEMS PERIPHERAL COMPONENT INTERCONNECT The presentation involves the success of the widely adopted PCI.
5 SECTION A 1 Network Building Blocks  Network Classifications  LAN Standards  Network Devices  Clients, Servers, and Peers  Physical Topology  Network.
Slide ‹Nr.› l © 2015 CommAgility & N.A.T. GmbH l All trademarks and logos are property of their respective holders CommAgility and N.A.T. CERN/HPC workshop.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser Communication in ATCA-LLRF System LLRF Review, DESY, December 3rd, 2007 Communication in.
XFEL The European X-Ray Laser Project X-Ray Free-Electron Laser XFEL-LLRF-ATCA Meeting, 3-4 December 2007 Communication in ATCA-LLRF System Presenter:
Serial Data Link on Advanced TCA Back Plane M. Nomachi and S. Ajimura Osaka University, Japan CAMAC – FASTBUS – VME / Compact PCI What ’ s next?
L/O/G/O Input Output Chapter 4 CS.216 Computer Architecture and Organization.
VXS, A High Speed Cu Switch Fabric Interconnect for VME
1 Recommendations Now that 40 GbE has been adopted as part of the 802.3ba Task Force, there is a need to consider inter-switch links applications at 40.
. Large internetworks can consist of the following three distinct components:  Campus networks, which consist of locally connected users in a building.
Advanced Computer Networks Lecturer: E EE Eng. Ahmed Hemaid Office: I 114.
CSCI-235 Micro-Computer Applications The Network.
Sonoma Workshop 2008 OpenFabrics at 40 and 100 Gigabits? Bill Boas, Vice-Chair
ARUN S CS-7 NO:6. HIGH SPEED OPTICAL CABLE TECHNOLOGY HIGH BANDWIDTH UNIVERSAL CONNECTOR SUPPORTS MULTIPLE PROTOCOLS  10Gb/s to 100Gb/s  single universal.
Data and Computer Communications Eighth Edition by William Stallings Chapter 15 – Local Area Network Overview.
PXI-Based Hybrid Test Systems Nick Hickford UK Sales Manager, Pickering Interfaces
Enhancements for Voltaire’s InfiniBand simulator
Modular Electronics an overview of modern standards
Flexible I/O in a Rigid World
HyperTransport™ Technology I/O Link
Network connectivity to the legacy wired LAN
MicroTCA Common Platform For CMS Working Group
IS3120 Network Communications Infrastructure
Dr. Jeffrey M. Harris Director of Research and System Architecture
Network connectivity to the legacy wired LAN
Presentation transcript:

VXS Cover VME Switched Serial “VXS” is a trademark of VITA

VXS Overview Adds switched serial interconnect(s) to the VME architecture coincident with the VMEbus parallel bus. Employs standard open technology for the serial switched links. Accommodates multiple switched serial technologies, but not necessarily at the same time. Utilizes MULTIGIG RT 2 connector in P0 position. Demonstrated to support 10 Gb/s. Pulls additional DC power onto each VME card over existing P1/P2 pins (VITA 1.7). Maintains backward compatibility.

VXS Family of Standards ANSI/VITA Standard Draft Standard VXS 41.1 InfiniBand Protocol Layer VXS 41.2 Serial RapidIO Protocol Layer VXS GbE Protocol Layer VXS 41.3 GbE Protocol Layer VXS 41.4 PCI Express Protocol Layer VXS 41.5 Aurora Protocol Layer VXS x Gigabit Ethernet Control Channel Layer VXS 41.0 VMEbus Switched Serial Base Specification VXS Live Insertion System Requirements

Relative Bus Performance FeaturePCI busPCI-XVME64 2eSST VME VXS TopologyShared bus Switched serial Theoretical maximum bandwidth 264 MB/s1064 MB/s80 MB/s320+ MB/s 2.5 Gb/s per 1x link Practical maximum bandwidth ~100 MB/s~760 MB/s~40 MB/s320 MB/s8 Gb/s Simultaneous transactions 1111Many Aggregate bandwidth~100 MB/s~760 MB/s~40 MB/s320 MB/s36 GB/s Bus performance is a reason to use VME!

Why VXS? The most demanding applications (e.g. SPE, radar, sonar, image processing, etc.) require: –High performance, scalable processing power –Very high data transfer capabilities –Extremely low latency Currently these applications make use of: –VMEbus for “control plane” communication –A proprietary or quasi-standard bus for “data plane” communication Standard interfaces are now able to address these needs and provide: –Less Contention –Increased Scalability –Less Routing Real Estate –Higher Bandwidth –Low Latency

Multiple Topologies Dual StarSingle StarMesh

VXS components Payload board Switch board Example backplane Note: not all backplanes would need a switch! P0 connector 200 insertions Courtesy Tyco Electronics Alignment and Protocol Keying

VMEbus VXS Switch Card Connection Example SwItchslotSwItchslot P2P2 P0P0 P1P1 An example 8 user-slot, 1 switch card backplane Fabric Switch Slot 1 link Slot 2 link Slot 3 link Slot 4 link Slot 5 link Slot 6 link Slot 7 link Slot 8 link VXS Switch Card (no VME) Logical connections to switch card Slot 8 P1 P0 P2 Slot 1 P1 P0 P2 Slot 2 P1 P0 P2 Slot 3 P1 P2 Slot 4 P1 P0 P2 Slot 5 P1 P0 P2 Slot 6 P0 Slot 7 P0

VXS Backplane VME – VXS Compatibility 2eSST VME Legacy VME VXS + 2eSST VME Fabric Only VXS (no parallel bus) Parallel Bus Compatible Switched Serial Compatible All of these cards can coexist in the same VXS chassis Capability

Payload Board Top Handle Bottom Handle Front Panel 4 HP P1 P2 P0 K0 Photo courtesy of TEK Microsystems, Inc.

Switch Board

VXS: Connectors VITA 41 payload board P0 connector VITA 41 switch card P1-P5 connectors

VXS Suppliers Supplier SBC Switch DSP/FPGA A/D Converter Digitizer (DAC) Backplane Chassis/Enclosure Extender Card Software Defined Radio Receiver RF Tuner Data Recorder Systems Development Platform Concurrent Technologies Plc  CSP Inc.  Curtiss-Wright Controls, Inc.  Elma Bustronic Corporation  Elma Electronic Inc.  EVOC Intelligent Technology Hartmann Electronic  Mercury Computer Systems, Inc.  Meritec / Joy Signal Technology  Pentek, Inc.  SIE Computing Solutions  TEK Microsystems, Inc.  W-IE-NE-R, Plein & Baus GmbH 

VXS Products TEK Microsystems, Inc. Atlas TEK Microsystems, Inc. ADC-DCA Pentek, Inc CSP Inc. M16 Switch

VXS Products Elma VXS 18 Slot Hartmann VXS Backplane

VXS Details

VXS is Fabric Agnostic VXS provides multi Gb/sec serial switched fabric capability to Eurocard VMEbus form factor using P0 Accommodates multiple interconnect technologies –41.1 – InfiniBand –41.2 – Serial RapidIO –41.3 – 1000BaseCX Ethernet –41.4 – PCI Express –41.5 – Aurora –41.6 – 1x Gigabit Ethernet Control –41.8 – 10GbEthernet

Performance for the Future! 1 MB/s10 MB/s100 MB/s1 GB/s100 GB/s10 GB/s VME64 MBLT VME64 MBLT w/Tsi148 VME 2eSST w/Tsi148 VXS Generation 1 (3.125 Gbps links) VXS Generation 2 (5.0 Gbps links) VXS Generation 3 (6.4 Gbps links) VXS = 8 lanes/slot x 18 slots/chassis

VXS versus VPX VXSVPX 30G Performancexx Full ecosystemxx Backwards compatibilityxw/hybrid only Use of both PMCs & XMCsxXMC only Low hardware costsx Low software upgrade costsx Simple design, implementationx Fully defined and mature specificationx More available slots in 19" chassis (typical)x 100G+ performancex Amount of user IOx Standard RTM connector/solutionxvaries Slot pitch.8" payload 1.0" switch 1.0" typical Base Maximum channels Switch: 192 pairs, Payload: 16 pairs 6U: 192 pairs 3U: 64 pairs Sizes6U3U, 6U Voltages3.3V, +V5, +-V125V, 12V, 48V Topologies (typical)Star, Dual StarMesh, Hybrid

VXS Market Opportunities Program requirements are demanding VXS solutions! VXS allows existing deployed systems to scale in compute capacity and capability while preserving past hardware and software investments. New applications with the same I/O. –Combat Vehicle Systems –Medical: CT, MRI, X-Ray VXS permits customers to migrate to, and bridge from, current legacy interconnects to unifying high performance network. –Navy Shipboard Systems VXS permits high speed data pipes and content alongside real time processing. –Airborne ISR

Payload P0 Pin Definition

RapidIO Pinout Each payload board supports up to two 4X Serial RapidIO ports. Example Fabric Pinout VITA 41.2

Insertion Force Switch Board Mating ForceUnmating Force Test ValueMaximumTest ValueMinimum P582 N108 N39 N22 N P482 N108 N39 N22 N P382 N108 N39 N22 N P282 N108 N39 N22 N P182 N108 N39 N22 N PPWR122 N Sum463 N (105 lbf)586 N (105 lbf)215 N (105 lbf)136 N (105 lbf) Payload Board Mating ForceUnmating Force Test ValueMaximumTest ValueMinimum P077 N101 N37 N20.3 N N = Newtons

VXS Backplane Configuration - Maximum VXS is NOT limited to the configuration depicted in the example diagram of the 41.0 base spec! Dual star Single star Daisy chain Small mesh Dual star Single star Daisy chain Small mesh Photo courtesy of Elma Electronic, Inc.

VXS Alternate Backplane Configurations 6 VXS + 1 switch + 1 VME64X Photo courtesy of Hartmann Electronic 6VXS + 2 switch Photo courtesy of Elma Electronic, Inc. 18 VXS + 2 switch + 1 VME64X Photo courtesy of Hartmann Electronic

VXS No Switch Slot Configuration 3 slot - 0 switch, 3 payload All of these configurations and topologies use the same VXS payload board No switch Active backplane switching

RTM Keying Solution Front Alignment Rear Alignment IEC Keying M2 Screw

Gb Ethernet Pin Mapping (VITA 41.3) Row GRow FRow ERow DRow CRow BRow A 1PA_SCLE0_TX-E0_TX+GNDE0_RX-E0_RX+GND 2 E1_TX-E1_TX+GNDE1_RX-E1_RX+ 3PA_SDAE2_TX-E2_TX+GNDE2_RX-E2_RX+GND 4 E3_TX-E3_TX+GNDE3_RX-E3_RX+ 5RFUGNDRFU GNDRFU 6GNDRFU GNDRFU GND 7RFUGNDRFU GNDRFU 8GNDRFU GNDRFU GND 9RFUGNDRFU GNDRFU 10GNDRFU GNDRFU GND 11PEN*GNDRFU GNDRFU 12GNDE4_TX-E4_TX+GNDE4_RX-E4_RX+GND 13PB_SCLGNDE5_TX-E5_TX+GNDE5_RX-E5_RX+ 14GNDE6_TX-E6_TX+GNDE6_RX-E6_RX+GND 15PB_SDAGNDE7_TX-E7_TX+GNDE7_RX-E7_RX+

PCI Express Pin Mapping (VITA 41.4) Row GRow FRow ERow DRow CRow BRow A 1PA_SCLGNDPA_TX0-PA_TX0+GNDPA_RX0-PA_RX0+ 2GNDPA_TX1-PA_TX1+GNDPA_RX1-PA_RX1+GND 3PA_SDAGNDPA_TX2-PA_TX2+GNDPA_RX2-PA_RX2+ 4GNDPA_TX3-PA_TX3+GNDPA_RX3-PA_RX3+GND 5RFUGNDRFU GNDRFU 6GNDRFU GNDRFU GND 7RFUGNDRFU GNDRFU 8GNDRFU GNDRFU GND 9RFUGNDRFU GNDRFU 10GNDRFU GNDRFU GND 11PEN*GNDRFU GNDRFU 12GNDPB_TX0-PB_TX0+GNDPB_RX0-PB_RX0+GND 13PB_SCLGNDPB_TX1-PB_TX1+GNDPB_RX1-PB_RX1+ 14GNDPB_TX2-PB_TX2+GNDPB_RX2-PB_RX2+GND 15PB_SDAGNDPB_TX3-PB_TX3+GNDPB_RX3-PB_RX3+

Gigabit Ethernet Control Pin Mapping (VITA 41.6) Row GRow FRow ERow DRow CRow BRow A 1PA_SCLGNDPA_TX0-PA_TX0+GNDPA_RX0-PA_RX0+ 2GNDPA_TX1-PA_TX1+GNDPA_RX1-PA_RX1+GND 3PA_SDAGNDPA_TX2-PA_TX2+GNDPA_RX2-PA_RX2+ 4GNDPA_TX3-PA_TX3+GNDPA_RX3-PA_RX3+GND 5RFUGNDPA_SGTX-PA_SGTX+GNDPA_SGRX-PA_SGRX+ 6GNDRFU GNDRFU GND 7RFUGNDRFU GNDRFU 8GNDRFU GNDRFU GND 9RFUGNDRFU GNDRFU 10GNDRFU GNDRFU GND 11PEN*GNDPB_SGTX-PB_SGTX+GNDPB_SGRX-PB_SGRX+ 12GNDPB_TX0-PB_TX0+GNDPB_RX0-PB_RX0+GND 13PB_SCLGNDPB_TX1-PB_TX1+GNDPB_RX1-PB_RX1+ 14GNDPB_TX2-PB_TX2+GNDPB_RX2-PB_RX2+GND 15PB_SDAGNDPB_TX3-PB_TX3+GNDPB_RX3-PB_RX3+

Customer Challenge - Consolidate computing, preserve existing I/O designs and interfaces, design an architecture that will scale computing capability. CASE: Clustering CPU Resources - Challenge Computing and I/O is now distributed throughout the vehicle in various sub- assemblies

VXS Solution - Consolidate computing into single chassis with low latency high speed interconnect (InfiniBand), bridge to existing VMEbus I/O designs with VMEbus repeater. CASE: Clustering CPU Resources- Solution Switched-serial backplane fabric provides ability to scale and cluster computing resources. SWITCHES

Customer Challenge – Integrate sensor front-end processing with post- processing. Reduce the time from information acquisition to action. Integrate high speed data pipes with real time sensor processing. CASE: Data Pipes & Real Time Requirements NETWORK SENSOR SUITE PLATFORM 2 Sensor front-end Real-time requirements Customer-specific VMEbus designs PLATFORM 1 Post Processing Not co-located with sensor Large integrated data payload

VXS Solution – High speed local interconnect and computing integrated with customer-specific front-end processing. One platform for real- time processing, high speed content processing, distribution. CASE: Data Pipes & Real Time Requirements SWITCHES

Customer Challenge - Consolidate computing, preserve existing I/O designs and interfaces, design an architecture that will scale computing capability. CASE: Clustering CPU Resources Computing and I/O is now distributed throughout the vehicle in various sub- assemblies

VXS Solution - Consolidate computing into single chassis with low latency high speed interconnect (InfiniBand), bridge to existing VMEbus I/O designs with VMEbus repeater. CASE: Clustering CPU Resources Switched-serial backplane fabric provides ability to scale and cluster computing resources. SWITCHES

) LAN L System Domain 3 Customer Challenge – Evolve to a single high performance network interconnect, maintain interfaces to existing network and data links on proven VME hardware, consolidate networking across system application domains. CASE: Evolve to Single Interconnect ) LAN L System Domain 2 ) LAN L System Domain 1 Ethernet 1553 SCSI FDDI ATM MIL-STD-1397 MIL-STD-751 HIPPI RS-232/422 Other

VXS Solution – Provide a unifying high performance interconnect while supporting the wide range of existing legacy interconnects supported on qualified VMEbus board level product. CASE: Evolve to Single Interconnect Gateway to existing interfaces, enables integration and unification of the network, bandwidth in and out of the box, supports “spiral development”