HEVC Commentary and a call for local temporal distortion metrics Mark Buxton - Intel Corporation.

Slides:



Advertisements
Similar presentations
Intel ® Xeon ® Processor E v2 Product Family Ivy Bridge Improvements *Other names and brands may be claimed as the property of others. FeatureXeon.
Advertisements

© 2014 Microsoft Corporation. All rights reserved.
Software and Services Group Optimization Notice Advancing HPC == advancing the business of software Rich Altmaier Director of Engineering Sept 1, 2011.
Perceptual Computing SDK Q2, 2013 Update Building Momentum with the SDK 1 Barry Solomon, Senior Product Manager, Intel Xintian Wu, Architect, Intel.
Software & Services Group Developer Products Division Copyright© 2013, Intel Corporation. All rights reserved. *Other brands and names are the property.
Order management and Order fulfillment Prabhu Padhi, Meera Mahabala Senior Program Manager.
Intel® Education Fluid Math™
Guðmundur Helgi Axelsson Program Manager Inventory and Replenishment.
Intel ® Server Platform Transitions Nov / Dec ‘07.
Online Channel Management
Intel® Education Read With Me Intel Solutions Summit 2015, Dallas, TX.
Yabin Liu Senior Program Manager Business Intelligence and Reporting.
Intel® Education Learning in Context: Science Journal Intel Solutions Summit 2015, Dallas, TX.
Scott Tucker Program Manager Customer and Loyalty.
Getting Reproducible Results with Intel® MKL 11.0
Intel® Solid-State Drive Data Center TCO Calculator The data in this presentation is based on your analysis and business assumptions when using the Intel®
Software & Services Group, Developer Products Division Copyright © 2010, Intel Corporation. All rights reserved. *Other brands and names are the property.
Tuning Python Applications Can Dramatically Increase Performance Vasilij Litvinov Software Engineer, Intel.
OpenMP * Support in Clang/LLVM: Status Update and Future Directions 2014 LLVM Developers' Meeting Alexey Bataev, Zinovy Nis Intel.
Orion Granatir Omar Rodriguez GDC 3/12/10 Don’t Dread Threads.
Evaluation of a DAG with Intel® CnC Mark Hampton Software and Services Group CnC MIT July 27, 2010.
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
Benefits of a SUSE ® Subscription Insert Presenter's Name (16pt) Insert Presenter's Title (14pt) Insert Company/ (14pt)
Conditions and Terms of Use
K-12 Blueprint Overview March An Overview The K-12 Blueprint offers resources for education leaders involved.
Copyright © 2013 Intel Corporation. All rights reserved. Digital Signage for Growing Businesses November 2013.
Intel® Education Learning in Context: Concept Mapping Intel Solutions Summit 2015, Dallas, TX.
Copyright 2011, Atmel December, 2011 Atmel ARM-based Flash Microcontrollers 1 1.
Enterprise Platforms & Services Division (EPSD) JBOD Update October, 2012 Intel Confidential Copyright © 2012, Intel Corporation. All rights reserved.
Introduction to OpenCL* Ohad Shacham Intel Software and Services Group Thanks to Elior Malul, Arik Narkis, and Doron Singer 1.
Intel Confidential – For Use with Customers under NDA Only Revision - 01 Legal Disclaimer INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL®
IBIS-AMI and Direction Decisions
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Copyright © 2006 Intel Corporation. WiMAX Wireless Broadband Access: The World Goes Wireless Michael Chen Director of Product & Platform Marketing Group.
Recognizing Potential Parallelism Introduction to Parallel Programming Part 1.
Usage Notes Revision date: Feb 2011 Objective & Audience: This content provides sales conversation “starters” for companies that sell IT security solutions.
The Drive to Improved Performance/watt and Increasing Compute Density Steve Pawlowski Intel Senior Fellow GM, Architecture and Planning CTO, Digital Enterprise.
Copyright© 2011, Intel Corporation. All rights reserved. *Other brands and names are the property of their respective owners. 1 How Does The Intel® Parallel.
Copyright © 2011 Intel Corporation. All rights reserved. Openlab Confidential CERN openlab ICT Challenges workshop Claudio Bellini Business Development.
1 1 Exploiting Local Orientation Similarity for Efficient Ray Traversal of Hair and Fur Sven Woop, Carsten Benthin, Ingo Wald, Gregory S. Johnson Intel.
Boxed Processor Stocking Plans Server & Mobile Q1’08 Product Available through February’08.
Fast Mode Decision Algorithm for Residual Quadtree Coding in HEVC Visual Communications and Image Processing (VCIP), 2011 IEEE.
Josef Schauer Program Manager Previous version support.
Template Library for Vector Loops A presentation of P0075 and P0076
Nomenclature for the OGSA Platform document Fred Maciel.
Josef Schauer Program Manager Commerce Data Exchange.
INTEL CONFIDENTIAL Intel® Smart Connect Technology Remote Wake with WakeMyPC November 2013 – Revision 1.2 CDI/IBP #:
Feb 6-7, 2104 Hyatt Residency Bellevue. Yabin Liu Program Manager.
Josef Schauer Program Manager Retail headquarters setup.
Building faster data applications on spark* clusters using Intel® DAAL.
© Copyright Khronos Group, Page 1 Real-Time Shallow Water Simulation with OpenCL for CPUs Arnon Peleg, Adam Lake software, Intel OpenCL WG, The.
Intel® Many Integrated Core Architecture Software & Services Group, Developer Relations Division Copyright© 2011, Intel Corporation. All rights reserved.
Grow Your Business with Intel
BLIS optimized for EPYCTM Processors
Parallelspace PowerPoint Template for ArchiMate® 2.1 version 1.1
Parallelspace PowerPoint Template for ArchiMate® 2.1 version 2.0
Many-core Software Development Platforms
OpenFabrics Interfaces: Past, present, and future
A Proposed New Standard: Common Privacy Vulnerability Scoring System (CPVSS) Jonathan Fox, Privacy Office/PDIT Harold A. Toomey, PSG/ISecG Jason M. Fung,
OpenFabrics Interfaces Working Group Co-Chair Intel November 2016
12/26/2018 5:07 AM Leap forward with fast, agile & trusted solutions from Intel & Microsoft* Eman Yarlagadda (for Christine McMonigal) Hybrid Cloud – Product.
Ideas for adding FPGA Accelerators to DPDK
Enabling TSO in OvS-DPDK
By Vipin Varghese Application Engineer (NCSD)
Presenter: Surabhi Jain
A Scalable Approach to Virtual Switching
Expanded CPU resource pool with
Presentation transcript:

HEVC Commentary and a call for local temporal distortion metrics Mark Buxton - Intel Corporation

Poll –which best describes you? 1.I’m working on an HEVC encoder now 2.I expect to work on an HEVC encoder in the future 3.I’m interested in the science of video coding in general 4.Meh. Computer vision or analysis is much more interesting to me.

Quality vs. performance This is the “Machine friendly” view - no perceptual optimizations or clever content analysis.

Nature of HEVC – Prediction Modes 4 Data gathered from the Intel® Video Pro Analyzer

Nature of HEVC – Transform Sizes 5 Data gathered from the Intel® Video Pro Analyzer

Key findings 6 PSNR less useful on HEVC than on AVC - HEVC mostly being exploited for its rate savings rather than quality enhancement  PSNR already less useful at low rate - HEVC coding tools cover larger spatial and temporal domains  PSNR is a pixel metric

Key findings 7 Some Artifacts are worse, proportionally, than in AVC Mosquito Flickering and temporal instability Glass-plate and dragging Hmm, these are all primarily temporal artifacts

Good encoder – (Within 5% of HM) 8 Frame 46 Data captured with the Intel® Visual Quality Caliper

Speedy Encoder 9 Frame 46 Data captured with the Intel® Visual Quality Caliper

Illustration of low (top) and high complexity modes 10 Showing the perils of skip Temporal variation due to changing large block partitions

What is needed? 11 HEVC large blocks are both a key coding benefit and key challenge for perceived quality -Sharp local differences across frames result from CU split and TU shape -in areas of zero or low motion these are highly visible Want a quality metric sensitive to these (local temporal) effects

Example of some ongoing work, from our Seattle abs 12 Crowd Run 720p; HEVC TU7 CQP37. Played at half speed. Data captured with the Intel® Visual Quality Caliper

Ongoing deringing improvement 13 Crowd Run 720p; HEVC TU7 CQP37. Played at half speed. Data captured with the Intel® Visual Quality Caliper

Legal Disclaimer & Optimization Notice INFORMATION IN THIS DOCUMENT IS PROVIDED “AS IS”. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products. Copyright © 2014, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries. Optimization Notice Intel’s compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. Notice revision #