Transistor Characteristics EMT 251. Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)

Slides:



Advertisements
Similar presentations
Lecture Metal-Oxide-Semiconductor (MOS) Field-Effect Transistors (FET) MOSFET Introduction 1.
Advertisements

Transistors (MOSFETs)
Transistor nMOS Q channel = CV C = C g =  ox WL/t ox = C ox WL V = V gc – V t = (V gs – V ds /2) – V t v =  E  (mobility) E = V ds /L Time for carrier.
DC Characteristics of a CMOS Inverter
DC Response DC Response: Vout vs. Vin for a gate Ex: Inverter
Lecture 5: DC & Transient Response
Courtesy : Prof Andrew Mason CMOS Inverter: DC Analysis By Dr.S.Rajaram, Thiagarajar College of Engineering.
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
Chapter 6 The Field Effect Transistor
S. RossEECS 40 Spring 2003 Lecture 21 CMOS INVERTER CMOS means Complementary MOS: NMOS and PMOS working together in a circuit D S V DD (Logic 1) D S V.
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004.
CMOS Transistor and Circuits
Introduction to CMOS VLSI Design Lecture 5 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory. EE 447 VLSI Design 3: CMOS Transistor Theory2 Outline Introduction MOS Capacitor nMOS I-V Characteristics pMOS I-V.
VLSI Design EE213 VLSI DesignStephen Daniels 2003 R Vss R Vo Inverter : basic requirement for producing a complete range of Logic circuits.
10/8/2004EE 42 fall 2004 lecture 171 Lecture #17 MOS transistors MIDTERM coming up a week from Monday (October 18 th ) Next Week: Review, examples, circuits.
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Credits: David Harris Harvey Mudd College (Material taken/adapted from Harris’ lecture.
EE415 VLSI Design The Devices: MOS Transistor [Adapted from Rabaey’s Digital Integrated Circuits, ©2002, J. Rabaey et al.]
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory
Outline Introduction – “Is there a limit?”
The metal-oxide field-effect transistor (MOSFET)
Chapter 5 – Field-Effect Transistors (FETs)
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Fig. 5.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross section. Typically L = 1 to 10 m, W = 2 to 500.
EE4800 CMOS Digital IC Design & Analysis
CMOS VLSI Design4: DC and Transient ResponseSlide 1 EE466: VLSI Design Lecture 05: DC and transient response – CMOS Inverters.
Chap. 5 Field-effect transistors (FET) Importance for LSI/VLSI –Low fabrication cost –Small size –Low power consumption Applications –Microprocessors –Memories.
EE4800 CMOS Digital IC Design & Analysis
Lecture 2: CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: DC & Transient Response Greco/Cin-UFPE (Material taken/adapted from Harris’ lecture notes)
EE 447 VLSI Design 4: DC and Transient Response1 VLSI Design DC & Transient Response.
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
© Digital Integrated Circuits 2nd Devices VLSI Devices  Intuitive understanding of device operation  Fundamental analytic models  Manual Models  Spice.
MOS Inverter: Static Characteristics
Metal-Oxide-Semiconductor Field Effect Transistors
Transistors (MOSFETs)
Lecture 3: CMOS Transistor Theory
ECE 342 Electronic Circuits 2. MOS Transistors
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
Ch 10 MOSFETs and MOS Digital Circuits
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
© Digital Integrated Circuits 2nd Devices Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Jan M. Rabaey The Devices Digital Integrated Circuits© Prentice Hall 1995 Introduction.
1 Slides adapted from: N. Weste, D. Harris, CMOS VLSI Design, © Addison-Wesley, 3/e, 2004 MOS Transistor Theory.
Chapter 4 Field-Effect Transistors
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
Introduction to CMOS VLSI Design MOS devices: static and dynamic behavior.
UNIT I MOS TRANSISTOR THEORY AND PROCESS TECHNOLOGY
Digital Integrated Circuits A Design Perspective
Electronic Circuits Laboratory EE462G Lab #7 NMOS and CMOS Logic Circuits.
11. 9/15 2 Figure A 2 M+N -bit memory chip organized as an array of 2 M rows  2 N columns. Memory SRAM organization organized as an array of 2.
CMOS VLSI Design CMOS Transistor Theory
Introduction to CMOS VLSI Design Lecture 4: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2007.
Lecture 20 Today we will Look at why our NMOS and PMOS inverters might not be the best inverter designs Introduce the CMOS inverter Analyze how the CMOS.
Solid-State Devices & Circuits
CP 208 Digital Electronics Class Lecture 6 March 4, 2009.
Introduction to CMOS VLSI Design CMOS Transistor Theory
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 10: September 20, 2013 MOS Transistor.
Wujie Wen, Assistant Professor Department of ECE
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
CMOS VLSI Design Lecture 4: DC & Transient Response Younglok Kim Sogang University Fall 2006.
DMT 241 – Introduction to IC Layout
3: CMOS Transistor Theory
VLSI System Design Lect. 2.1 CMOS Transistor Theory
VLSI Design CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory
CP-406 VLSI System Design CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory
Lecture 3: CMOS Transistor Theory
Presentation transcript:

Transistor Characteristics EMT 251

Outline Introduction MOS Capacitor nMOS I-V Characteristics (ideal) pMOS I-V Characteristics (ideal)

Introduction So far, we have treated transistors as ideal switches An ON transistor passes a finite amount of current –Depends on terminal voltages –Derive current-voltage (I-V) relationships Transistor gate, source, drain all have capacitance –I = C (  V/  t) ->  t = (C/I)  V –Capacitance and current determine speed

MOS Capacitor Gate and body form MOS capacitor Operating modes –Accumulation –Depletion –Inversion -V V+ V++

Terminal Voltages Mode of operation depends on V g, V d, V s –V gs = V g – V s –V gd = V g – V d –V ds = V d – V s = V gs - V gd Three regions of operation –Cutoff –Linear –Saturation

nMOS Cutoff No channel Vgs < Vt I ds = 0

nMOS Linear Channel forms –Vds = Vgs-Vgd –If Vds=0 (i.e. Vgs=Vgd) No electrical field tending to push current fr. d to s. Small positive potential Vds Current flows from d to s –e - from s to d I ds increases with V ds Similar to linear resistor

nMOS Saturation Channel pinches off Ids independent of Vds We say current saturates Similar to current source

Nmos region of operation “CUTOFF” region: V G < V T 1.Cutoff region: V GS < V T, any value of V DS I D = 0 2.Linear (or Resistive, or Triode) region: V GS > V T, V DS < (V GS – V T ) 3.Saturation region: V GS > V T, V DS > (V GS – V T )

Example We will be using a 0.6  m process for your project –From AMI Semiconductor –t ox = 100 Å –  = 350 cm 2 /V*s –V t = 0.7 V Plot I ds vs. V ds –V gs = 0, 1, 2, 3, 4, 5 –Use W/L = 4/2

pMOS I-V All doping and voltages are inverted for pMOS Mobility mp is determined by holes –Typically 2-3x lower than that of electrons mn –120 cm2/V*s in AMI 0.6 mm process Thus pMOS must be wider to provide same current –In this class, assume mn / mp = 2 –*** plot I-V

Transistor Operation Current depends on region of transistor behavior For what V in and V out are nMOS and pMOS in –Cutoff? –Linear? –Saturation?

Schematic of CMOS inverter

nMOS Operation CutoffLinearSaturated V gsn < V tn V in < V tn V gsn > V tn V in > V tn V dsn < V gsn – V tn V out < V in - V tn V gsn > V tn V in > V tn V dsn > V gsn – V tn V out > V in - V tn V gsn = V in V dsn = V out

pMOS Operation CutoffLinearSaturated V gsp > V tp V in > V DD + V tp V gsp < V tp V in < V DD + V tp V dsp > V gsp – V tp V out > V in - V tp V gsp < V tp V in < V DD + V tp V dsp < V gsp – V tp V out < V in - V tp V gsp = V in - V DD V dsp = V out - V DD V tp < 0

Calculation of V IL When the input voltage is V in = V IL, the slope of the VTC is equal to [-1](dV out /dV in ). At this point B, nMOS transistor operates in saturation while the pMOS transistor operates in the linear region. Using KCL at output node: [I d,n(saturation) = I d,p(linear) ]

At point D, input voltage is equal to V IH, the nMOS transistor operates in the linear region and pMOS transistor operates in saturation. By applying KCL at the output node: [ I d,n(linear) = I d,p(saturation) ] Calculation of V IH

Threshold voltage is defined as V th =V in =V out. For V in =V out, both transistor operate in saturation region, refer point C. By applying KCL at output node: [ I dn(saturation) =I dp(saturation) ] Calculation of V th

Consider a CMOS inverter circuit with the following parameters, calculate the (W/L) ratios of the nMOS and pMOS transistors if the switching voltage is Vth = 1.5 V. V DD = 3.3 V V T,n = 0.6 V V T,p = -0.7V µ n c ox = 80 µA/V 2 µ p c ox = 30 µA/V 2 Exercise 1

Exercise 2 Consider a CMOS inverter circuit with the following parameters, calculate the Switching voltage (Vth) of the circuit. V DD = 3.3 V V T,n = 0.6 V V T,p = -0.7V µ n c ox = 80 µA/V 2 µ p c ox = 30 µA/V 2 (W/L)n = 8 (W/L)p = 12

Voltage transfer characteristic

Inverter with n-Type MOSFET load Depletion-Load nMOS Inverter

When the input voltage V in is smaller than the driver threshold voltage VTO, the driver transistor is turned off and thus not conduct any drain current. I D,load = 0, V OH = V DD  I D,load = 0 Calculation of V OH

Assume V in = V OH = V DD. Driver transistor operate in linear region and load transistor operate in saturation. By using KCL. I d,driver(linear) = I d,load(saturation) Calculation of V OL

When V in = V IL the slope of the VTC is equal to (-1),(dVout/dVin). Driver transistor operate in saturation region and load transistor operate in linear region. KCL I d,driver(saturation) = I d,load(linear) Calculation of V IL

Calculation of VIH Driver transistor operate in linear region and load transistor operate in saturation region. I d,driver(linear) = I d,load(saturation)

RegionnMOSpMOS ACutoffLinear BSaturationLinear CSaturation DLinearSaturation ELinearCutoff Operating Regions (Summary)

Exercise 3 VDD = 3.3 V Threshold voltage nMOS (VT,n) = 0.6 V Threshold voltage pMOS (VT,p) = -0.7V Kn = 200 µA/V 2 Kp = 80 µA/V 2 Based on the inverter circuit and parameter in figure above, what is the value of: i)Switching Voltage, V TH ii)Input Voltage High, VIH

THE END