1. Transistors (MOSFETs)
MOS Field-Effect
Transistors (MOSFETs) 1

2. Figure 4.1 Physical structure of the enhancement-type NMOS transistor: (a) perspective view; (b) cross-section. Typically L = 0.1 to 3 mm, W = 0.2 to 100 mm, and the thickness of the oxide layer (tox) is in the range of 2 to 50 nm.
sedr42021_0401a.jpg

3. Figure 4.2 The enhancement-type NMOS transistor with a positive voltage applied to the gate. An n channel is induced at the top of the substrate beneath the gate.

4. sedr42021_0403.jpg
Figure 4.3 An NMOS transistor with vGS > Vt and with a small vDS applied. The device acts as a resistance whose value is determined by vGS. Specifically, the channel conductance is proportional to vGS – Vt’ and thus iD is proportional to (vGS – Vt) vDS. Note that the depletion region is not shown (for simplicity).

5. sedr42021_0404.jpg
Figure 4.4 The iD–vDS characteristics of the MOSFET in Fig. 4.3 when the voltage applied between drain and source, vDS, is kept small. The device operates as a linear resistor whose value is controlled by vGS.

6. sedr42021_0405.jpg
Figure 4.5 Operation of the enhancement NMOS transistor as vDS is increased. The induced channel acquires a tapered shape, and its resistance increases as vDS is increased. Here, vGS is kept constant at a value > Vt.

7. sedr42021_0406.jpg
Figure 4.6 The drain current iD versus the drain-to-source voltage vDS for an enhancement-type NMOS transistor operated with vGS > Vt.

8. sedr42021_0407.jpg
Figure 4.7 Increasing vDS causes the channel to acquire a tapered shape. Eventually, as vDS reaches vGS – Vt’ the channel is pinched off at the drain end. Increasing vDS above vGS – Vt has little effect (theoretically, no effect) on the channel’s shape.

9. sedr42021_0408.jpg
Figure 4.8 Derivation of the iD–vDS characteristic of the NMOS transistor.

10. sedr42021_0409.jpg
Figure 4.9 Cross-section of a CMOS integrated circuit. Note that the PMOS transistor is formed in a separate n-type region, known as an n well. Another arrangement is also possible in which an n-type body is used and the n device is formed in a p well. Not shown are the connections made to the p-type body and to the n well; the latter functions as the body terminal for the p-channel device.

11. sedr42021_0410a.jpg
Figure (a) Circuit symbol for the n-channel enhancement-type MOSFET. (b) Modified circuit symbol with an arrowhead on the source terminal to distinguish it from the drain and to indicate device polarity (i.e., n channel). (c) Simplified circuit symbol to be used when the source is connected to the body or when the effect of the body on device operation is unimportant.

12. sedr42021_0411a.jpg
Figure (a) An n-channel enhancement-type MOSFET with vGS and vDS applied and with the normal directions of current flow indicated. (b) The iD–vDS characteristics for a device with k’n (W/L) = 1.0 mA/V2.

13. sedr42021_0412.jpg
Figure The iD–vGS characteristic for an enhancement-type NMOS transistor in saturation (Vt = 1 V, k’n W/L = 1.0 mA/V2).

14. sedr42021_0413.jpg
Figure Large-signal equivalent-circuit model of an n-channel MOSFET operating in the saturation region.

15. sedr42021_0414.jpg
Figure The relative levels of the terminal voltages of the enhancement NMOS transistor for operation in the triode region and in the saturation region.

16. Figure Increasing vDS beyond vDSsat causes the channel pinch-off point to move slightly away from the drain, thus reducing the effective channel length (by DL).
sedr42021_0415.jpg

17. sedr42021_0416.jpg
Figure Effect of vDS on iD in the saturation region. The MOSFET parameter VA depends on the process technology and, for a given process, is proportional to the channel length L.

18. Figure Large-signal equivalent circuit model of the n-channel MOSFET in saturation, incorporating the output resistance ro. The output resistance models the linear dependence of iD on vDS and is given by Eq. (4.22).
sedr42021_0417.jpg

19. sedr42021_0418a.jpg
Figure (a) Circuit symbol for the p-channel enhancement-type MOSFET. (b) Modified symbol with an arrowhead on the source lead. (c) Simplified circuit symbol for the case where the source is connected to the body. (d) The MOSFET with voltages applied and the directions of current flow indicated. Note that vGS and vDS are negative and iD flows out of the drain terminal.

20. Figure The relative levels of the terminal voltages of the enhancement-type PMOS transistor for operation in the triode region and in the saturation region.
sedr42021_0419.jpg

21. sedr42021_tb0401a.jpg
Table 4.1

22. Figure 4.20 Circuit for Example 4.2.
sedr42021_0420.jpg
Figure Circuit for Example 4.2.

23. Figure 4.21 Circuit for Example 4.3.
sedr42021_0421.jpg
Figure Circuit for Example 4.4.

24. sedr42021_0423a.jpg
Figure (a) Circuit for Example 4.5. (b) The circuit with some of the analysis details shown.

25. sedr42021_0426a.jpg
Figure (a) Basic structure of the common-source amplifier. (b) Graphical construction to determine the transfer characteristic of the amplifier in (a).

26. sedr42021_0426c.jpg
Figure (Continued) (c) Transfer characteristic showing operation as an amplifier biased at point Q.

27. sedr42021_0427.jpg
Figure Two load lines and corresponding bias points. Bias point Q1 does not leave sufficient room for positive signal swing at the drain (too close to VDD). Bias point Q2 is too close to the boundary of the triode region and might not allow for sufficient negative signal swing.

28. sedr42021_0428a.jpg
Figure Example 4.8.

29. sedr42021_0428b.jpg
Figure (Continued)

30. sedr42021_0429.jpg
Figure The use of fixed bias (constant VGS) can result in a large variability in the value of ID. Devices 1 and 2 represent extremes among units of the same type.

31. sedr42021_0430a.jpg
Figure Biasing using a fixed voltage at the gate, VG, and a resistance in the source lead, RS: (a) basic arrangement; (b) reduced variability in ID; (c) practical implementation using a single supply; (d) coupling of a signal source to the gate using a capacitor CC1; (e) practical implementation using two supplies.

32. Figure 4.31 Circuit for Example 4.9.
sedr42021_0431.jpg
Figure Circuit for Example 4.9.

33. sedr42021_0432.jpg
Figure Biasing the MOSFET using a large drain-to-gate feedback resistance, RG.

34. sedr42021_0434.jpg
Figure Conceptual circuit utilized to study the operation of the MOSFET as a small-signal amplifier.

35. sedr42021_0435.jpg
Figure Small-signal operation of the enhancement MOSFET amplifier.

36. sedr42021_0436.jpg
Figure Total instantaneous voltages vGS and vD for the circuit in Fig

37. sedr42021_0437a.jpg
Figure Small-signal models for the MOSFET: (a) neglecting the dependence of iD on vDS in saturation (the channel-length modulation effect); and (b) including the effect of channel-length modulation, modeled by output resistance ro = |VA| /ID.

38. sedr42021_0438a.jpg
Figure Example 4.10: (a) amplifier circuit; (b) equivalent-circuit model.

39. sedr42021_0439.jpg
Figure Development of the T equivalent-circuit model for the MOSFET. For simplicity, ro has been omitted but can be added between D and S in the T model of (d).

40. sedr42021_0441a.jpg
Figure Small-signal equivalent-circuit model of a MOSFET in which the source is not connected to the body.

41. sedr42021_0442.jpg
Figure Basic structure of the circuit used to realize single-stage discrete-circuit MOS amplifier configurations.

42. sedr42021_0443a.jpg
Figure (a) Common-source amplifier based on the circuit of Fig (b) Equivalent circuit of the amplifier for small-signal analysis. (c) Small-signal analysis performed directly on the amplifier circuit with the MOSFET model implicitly utilized.

43. sedr42021_0444a.jpg
Figure (a) Common-source amplifier with a resistance RS in the source lead. (b) Small-signal equivalent circuit with ro neglected.

44. sedr42021_0445a.jpg
Figure (a) A common-gate amplifier based on the circuit of Fig (b) A small-signal equivalent circuit of the amplifier in (a). (c) The common-gate amplifier fed with a current-signal input.

45. sedr42021_0446a.jpg
Figure (a) A common-drain or source-follower amplifier. (b) Small-signal equivalent-circuit model. (c) Small-signal analysis performed directly on the circuit. (d) Circuit for determining the output resistance Rout of the source follower.

46. sedr42021_tb0404a.jpg
Application: I

47. Application: I (Continued)
sedr42021_tb0404c.jpg
Application: I (Continued)

48. sedr42021_0447a.jpg
Figure (a) High-frequency equivalent circuit model for the MOSFET. (b) The equivalent circuit for the case in which the source is connected to the substrate (body). (c) The equivalent circuit model of (b) with Cdb neglected (to simplify analysis).

49. Figure 4.48 Determining the short-circuit current gain Io /Ii.
sedr42021_0448.jpg
Figure Determining the short-circuit current gain Io /Ii.

50. sedr42021_0449a.jpg
Figure (a) Capacitively coupled common-source amplifier. (b) A sketch of the frequency response of the amplifier in (a) delineating the three frequency bands of interest.

51. sedr42021_0450a.jpg
Figure Determining the high-frequency response of the CS amplifier: (a) equivalent circuit; (b) the circuit of (a) simplified at the input and the output;

52. sedr42021_0450c.jpg
Figure (Continued) (c) the equivalent circuit with Cgd replaced at the input side with the equivalent capacitance Ceq; (d) the frequency response plot, which is that of a low-pass single-time-constant circuit.

53. sedr42021_0451.jpg
Figure Analysis of the CS amplifier to determine its low-frequency transfer function. For simplicity, ro is neglected.

54. sedr42021_0452.jpg
Figure Sketch of the low-frequency magnitude response of a CS amplifier for which the three break frequencies are sufficiently separated for their effects to appear distinct.

55. sedr42021_0459a.jpg
Figure (a) Circuit symbol for the n-channel depletion-type MOSFET. (b) Simplified circuit symbol applicable for the case the substrate (B) is connected to the source (S).

56. sedr42021_0460a.jpg
Figure The current-voltage characteristics of a depletion-type n-channel MOSFET for which Vt = –4 V and k¢n(W/L) = 2 mA/V2: (a) transistor with current and voltage polarities indicated; (b) the iD–vDS characteristics; (c) the iD–vGS characteristic in saturation.

57. sedr42021_0461.jpg
Figure The relative levels of terminal voltages of a depletion-type NMOS transistor for operation in the triode and the saturation regions. The case shown is for operation in the enhancement mode (vGS is positive).

58. sedr42021_p04074.jpg
Application: II

59. sedr42021_p04075.jpg
Application: III

60. sedr42021_p04077.jpg
Application: IV

61. sedr42021_p04087.jpg
Application: V

62. sedr42021_p04088a.jpg
Application: VI

63. sedr42021_p04099.jpg
Application: VII

64. sedr42021_p04101.jpg
Application: VIII

65. sedr42021_p04104.jpg
Application: IX

66. sedr42021_p04121a.jpg
Application: X