Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也

Slides:



Advertisements
Similar presentations
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Advertisements

Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
Overview Part 2 – Combinational Logic Functions and functional blocks
Combinational Circuits CS370 – Spring BCD to 7 Segment Display Controller Understanding the problem: input is a 4 bit bcd digit output is the control.
Fuw-Yi Yang1 演算法概論 Introduction to Algorithms Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker:
Combinational Logic Design
Code Converters, Multiplexers and Demultiplexers
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Combinational Logic1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Chapter 3 Combinational Logic Design
Fuw-Yi Yang1 Public Key Cryptography 公開金鑰密碼 Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker:
Overview Part 1 – Design Procedure 3-1 Design Procedure
Chapter2 Digital Components Dr. Bernard Chen Ph.D. University of Central Arkansas Spring 2009.
Number Systems and Codes In PLC
CS 105 Digital Logic Design
Read Only Memory (ROM) Number of words Size of word A block diagram of a ROM consisting of k inputs and n outputs is shown below. The inputs provide the.
Random-Access Memory (RAM)
Chapter 5 Memory and Programmable Logic 5.1. Introduction 5.2. Random Access Memory 5.3. Memory Encoding 5.4. Read Only Memory 5.5. Programmable Logic.
Chapter 4 The Building Blocks: Binary Numbers, Boolean Logic, and Gates.
Combinational Logic. Outline 4.1 Introduction 4.2 Combinational Circuits 4.3 Analysis Procedure 4.4 Design Procedure 4.5 Binary Adder- Subtractor 4.6.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Fuw-Yi Yang1 演算法概論 Introduction to Algorithms Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker:
Fuw-Yi Yang1 Textbook: Introduction to Cryptography 2nd ed. By J.A. Buchmann Chap 13 Other Systems Department of Computer Science and Information Engineering,
Combinational Design, Part 3: Functional Blocks
1 Combinational Logic Design Digital Computer Logic Kashif Bashir
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University LAB - 03 陳培殷 國立成功大學.
CO UNIT-I. 2 Multiplexers: A multiplexer selects information from an input line and directs the information to an output line A typical multiplexer has.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Digital Integrated Circuit Design Laboratory Department of Computer Science and Information EngineeringNational Cheng Kung University LAB - 02 陳培殷 國立成功大學.
1 Chapter 4 Combinational Logic Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of input variables,
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
Magnitude Comparator Dr. Ahmed Telba.
1 CS 151: Digital Design Chapter 3: Combinational Logic Design 3-1Design Procedure CS 151: Digital Design.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-1 Design Procedure 1Created by: Ms.Amany AlSaleh.
Multiplexors Decoders  Decoders are used for forming separate signals for different combination of input signals.  The multiplexer circuit is a digital.
CS151 Introduction to Digital Design Chapter 3: Combinational Logic Design 3-5 Combinational Functional Blocks 3-6 Rudimentary Logic Functions 3-7 Decoding.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Logic Design (CE1111 ) Lecture 4 (Chapter 4) Combinational Logic Prepared by Dr. Lamiaa Elshenawy 1.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
1 Combinational Logic Design.  A process with 5 steps Specification Formulation Optimization Technology mapping Verification  1 st three steps and last.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
Decoder Chapter 12 Subject: Digital System Year: 2009.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Overview Part 2 – Combinational Logic Functions and functional blocks
EKT 124 / 3 DIGITAL ELEKTRONIC 1
Textbook: Introduction to Cryptography 2nd ed. By J.A. Buchmann
Combinational Logic Circuits
Textbook: Introduction to Cryptography 2nd ed. By J.A. Buchmann
Combinational Circuit Design
Digital Components and Combinational Circuits
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices Encoders.
FIGURE 4.1 Block diagram of combinational circuit
Ch 4. Combinational logic
Princess Sumaya University
13 Digital Logic Circuits.
Chapter-4 Combinational Logic
Digital System Design Combinational Logic
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
演算法概論 Introduction to Algorithms
Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也
Arithmetic Circuits.
ACOE101: Freshman Computer Engineering Fall 2018
Presentation transcript:

Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也 數位系統  Digital Systems  Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi Yang 楊伏夷 伏夷非征番, 道德經 察政章(Chapter 58) 伏者潛藏也 道紀章(Chapter 14) 道無形象, 視之不可見者曰夷 Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems 7.16 A ROM chip of 4096 X 8 bits has two chip select inputs and operates from a 5-volt power supply. How many pins are needed for the integrated circuit package? Draw a block diagram, and label all input and output terminals in the ROM. Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems 7.16 A ROM chip of 4096 X 8 bits has two chip select inputs and operates from a 5-volt power supply. How many pins are needed for the integrated circuit package? Draw a block diagram, and label all input and output terminals in the ROM. Data bits 8 pins (Output) Address bits 12 pins (Input) Power supply 2 pins (Input) Chip select 2 pins (Input) Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems 7.17 The 32 X 6 ROM, together with the 20 line, as shown in below, converts a six-bit binary number to its corresponding two digit BCD number. For example, binary 100001 converts to BCD 011 0011 (decimal 33). Specify the truth table for the ROM. Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems A5A4A3A2A1 20 D6D5D4 D3D2D1 20 decimal 0 0 0 0 0 0 0 0 0 0 0 0 0 00 0 0 0 0 0 1 0 0 0 0 0 0 1 01 0 0 0 0 1 0 0 0 0 0 0 1 0 02 0 0 0 0 0 1 1 03 … 1 1 1 1 1 0 1 1 0 0 0 1 0 62 1 1 1 1 1 1 1 1 0 0 0 1 1 63 Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems 7.18 Specify the size of a ROM (number of words and number of bits per word) that will accommodate the truth table for the following combinational circuit components: a. a binary multiplier that multiplies two 4-bit binary words, b. a 4-bit adder-subtractor, c. a quadruple two-to-one-line multiplexer with common select and enable inputs, and d. a BCD-to-seven-segment decoder with an enable input. Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems a. a binary multiplier that multiplies two 4-bit binary words, A3A2A1A0 * B3B2B1B0 = S7S6S5S4S3S2S1S0 8 inputs and 8 outputs, 256 X 8 ROM, 256 words, 8 bits each word b. a 4-bit adder-subtractor, A + B = Sum 256 X 5 ROM A – B = Difference 256 X 5 ROM Total 512 X 5 ROM Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems c. a quadruple two-to-one-line multiplexer with common select and enable inputs, and each two-to-one-line multiplexer (with select and enable inputs) requires 4 input lines and 1 output line quadruple two-to-one-line multiplexer (with common select and enable inputs) requires 10 (4 * 4 – 2 * 3) input lines and 4 output lines 1024 X 4 ROM, 1024 words, each word 4 bits d. a BCD-to-seven-segment decoder with an enable input. 5 inputs and 7 outputs, 32 X 7 ROM Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems 7.22 Derive the ROM programming table for the combinational circuit that squares a 4-bit number. Minimize the number of product terms. Fuw-Yi Yang

Text Book: Digital Design 4th Ed. Chapter 7 Problems Fuw-Yi Yang