Degradation Effects in A-Si:H Thin Film Transistors and Their Impact on Circuit Performance D.R. Allee, L.T. Clark, R. Shringarpure, S.M. Venugopal, Z.P.

Slides:



Advertisements
Similar presentations
MICROWAVE FET Microwave FET : operates in the microwave frequencies
Advertisements

1 Material Dependence of NBTI Stress & Recovery in SiON p-MOSFETs S. Mahapatra, V. D. Maheta, S. Deora, E. N. Kumar, S. Purawat, C. Olsen 1, K. Ahmed 1,
Display Systems and photosensors (Part 2)
ECSE-6230 Semiconductor Devices and Models I Lecture 14
(Neil weste p: ).  A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain.
1 CMOS Digital System Design MOS Transistor DC Operation.
Outline Introduction – “Is there a limit?”
Introduction to CMOS VLSI Design Lecture 3: CMOS Transistor Theory David Harris Harvey Mudd College Spring 2004 from CMOS VLSI Design A Circuits and Systems.
Digital Integrated Circuits A Design Perspective
VLSI design Lecture 1: MOS Transistor Theory. CMOS VLSI Design3: CMOS Transistor TheorySlide 2 Outline  Introduction  MOS Capacitor  nMOS I-V Characteristics.
Reliability Analysis of Flexible Electronics: Case Study of Hydrogenated Amorphous Silicon (a-Si:H) TFT Scan Driver Tsung-Ching (Jim) Huang Tim Cheng Feb.
Semiconductor Devices III Physics 355. Transistors in CPUs Moore’s Law (1965): the number of components in an integrated circuit will double every year;
EE 466: VLSI Design Lecture 03.
Lecture 2 Chapter 2 MOS Transistors. Voltage along the channel V(y) = the voltage at a distance y along the channel V(y) is constrained by the following.
Mary Jane Irwin ( ) Modified by Dr. George Engel (SIUE)
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
The Devices Digital Integrated Circuit Design Andrea Bonfanti DEIB
Norhayati Soin 06 KEEE 4426 WEEK 7/1 6/02/2006 CHAPTER 2 WEEK 7 CHAPTER 2 MOSFETS I-V CHARACTERISTICS CHAPTER 2.
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Introduction to FinFet
EXAMPLE 6.1 OBJECTIVE Fp = 0.288 V
Introduction Trapped Plasma Avalanche Triggered Transit mode Prager
1 Fundamentals of Microelectronics  CH1 Why Microelectronics?  CH2 Basic Physics of Semiconductors  CH3 Diode Circuits  CH4 Physics of Bipolar Transistors.
CSCE 613: Fundamentals of VLSI Chip Design Instructor: Jason D. Bakos.
Organic Electronics Presented By: Mehrdad Najibi Class Presentation for Advanced VLSI Course.
Device Characterization ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May April 1, 2004.
NMOS PMOS. K-Map of NAND gate CMOS Realization of NAND gate.
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
Short Channel Effects in MOSFET
Junction Capacitances The n + regions forms a number of planar pn-junctions with the surrounding p-type substrate numbered 1-5 on the diagram. Planar junctions.
Influence of carrier mobility and interface trap states on the transfer characteristics of organic thin film transistors. INFM A. Bolognesi, A. Di Carlo.
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
ECE442: Digital ElectronicsCSUN, Spring-2010-Zahid MOS Transistor ECE442: Digital Electronics.
1 Chapter 5. Metal Oxide Silicon Field-Effect Transistors (MOSFETs)
HW (Also, use google scholar to find one or two well cited papers on symmetric models of MOSFET, and quickly study them.)
Structure and Operation of MOS Transistor
EE141 © Digital Integrated Circuits 2nd Devices 1 Goal of this lecture  Present understanding of device operation  nMOS/pMOS as switches  How to design.
HO #3: ELEN Review MOS TransistorsPage 1S. Saha Long Channel MOS Transistors The theory developed for MOS capacitor (HO #2) can be directly extended.
Short-channel Effects in MOS transistors
MOSFET Current Voltage Characteristics Consider the cross-sectional view of an n-channel MOSFET operating in linear mode (picture below) We assume the.
EE141 © Digital Integrated Circuits 2nd Devices 1 Digital Integrated Circuits A Design Perspective The Devices Jan M. Rabaey Anantha Chandrakasan Borivoje.
CHAPTER 6: MOSFET & RELATED DEVICES CHAPTER 6: MOSFET & RELATED DEVICES Part 2.
Metal-oxide-semiconductor field-effect transistors (MOSFETs) allow high density and low power dissipation. To reduce system cost and increase portability,
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 11: September 22, 2014 MOS Transistor.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 2, slide 1 Introduction to Electronic Circuit Design.
E-MOSFET The E-MOSFET or enhancement MOSFET can operate in only the enhancement mode. With a positive voltage above a threshold value on the gate, an induced.
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
Field Effect Transistor (FET)
A Reliable Approach to Charge-Pumping Measurements in MOS- Transistors Paper Presentation for the Students Seminar Andreas Ritter –
Fatemeh (Samira) Soltani University of Victoria June 11 th
EE130/230A Discussion 10 Peng Zheng.
Radiation Hardness of DEPFET Pixel Sensors Andreas Ritter IMPRS - Young Scientist Workshop 2010, Ringberg 1.
CMOS VLSI Design 4th Ed. EEL 6167: VLSI Design Wujie Wen, Assistant Professor Department of ECE Lecture 3A: CMOs Transistor Theory Slides adapted from.
MOS Transistor Theory The MOS transistor is a majority carrier device having the current in the conducting channel being controlled by the voltage applied.
Analog Integrated Circuits Lecture 1: Introduction and MOS Physics ELC 601 – Fall 2013 Dr. Ahmed Nader Dr. Mohamed M. Aboudina
MIT Amorphous Materials 11: Amorphous Silicon Macroelectronics
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Smruti R. Sarangi IIT Delhi
The MOS Transistor Figures from material provided with Digital Integrated Circuits, A Design Perspective, by Jan Rabaey, Prentice Hall, 1996.
Chapter 2 MOS Transistors.
EE141 Chapter 3 VLSI Design The Devices March 28, 2003.
Digital Integrated Circuits 11: MOS Transistor Design and Modeling
Chapter 9: Short channel effects and
Semiconductor devices and physics
EXAMPLE 7.1 BJECTIVE Determine the total bias current on an IC due to subthreshold current. Assume there are 107 n-channel transistors on a single chip,
Lecture 20 OUTLINE The MOSFET (cont’d)
Lecture 20 OUTLINE The MOSFET (cont’d)
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Dr. Hari Kishore Kakarla ECE
Presentation transcript:

Degradation Effects in A-Si:H Thin Film Transistors and Their Impact on Circuit Performance D.R. Allee, L.T. Clark, R. Shringarpure, S.M. Venugopal, Z.P. Li, and E.J. Bawolek Flexible Display Center Arizona State University FDC

2 Purpose Review Degradation Mechanisms of a- Si:H TFTs in Light of Recent Experiments Highlight Similarities to NBTI Determine Impact of Degradation on Active Matrix Backplanes Determine Impact of Degradation on General Digital a-Si:H Circuitry Potential Applications of Flexible a-Si:H Systems

3 Outline Introduction A-Si:H Thin Film Transistors Degradation of A-Si:H TFTs –Localization of Degradation –Threshold Voltage Recovery Impact on Circuit Performance –Degradation of Displays & Digital Logic –Circuit Simulator Incorporating Vth Shift Similarities to NBTI Conclusions

4 Introduction Flexible Displays –Provide Situational Awareness –Lightweight –Rugged –Portable –Low Power –Daylight Readable

5 A-Si:H TFT Performance 180C Process ParameterValue Yield100% Saturation Mobility 0.8 cm 2 /V-s ON/OFF Ratio 2 x 10 8 Threshold Voltage 1.3 V Hysteresis1.1 V Subthreshold Slope 0.58 Typical Vdd20V V GS (V)

6 A-Si:H TFT Density of States Band Tail States –Weak Si-Si Bonds Deep States –Dangling Bonds –Amphoteric - 0,1,2 electrons –Mapped to Single Electron Density of States Trap States Must Fill Before Significant Drain Current

7 Degradation of A-Si:H TFTs A-Si:H TFTs Age with Voltage on the Gate Mechanisms –Creation of Defect States –Charge Injection into Gate Insulator Threshold Voltage Rise is Proportional to –Inversion Charge –Time to ~0.3 Power Effect is Not Small! Shift Common to all a- Si:H Processes Shift More Severe for Low Temperature Processes

8 Localization of Degradation Channel Charge Induces Defect Creation Linear Mode Stress Damages Entire Channel Saturation Mode Stress Does Not Damage Near Drain After Saturation Mode Stress –Reverse Linear I DS ‘Sees’ More Damage –Reverse Saturation I DS ‘Sees’ Less Damage

9 Localization of Degradation After Linear Mode Stress I DS is Identical –In Both Linear and Saturation Regimes –For Both Forward and Reverse Configurations. Damage is Uniform Throughout Channel

10 Localization of Degradation After Saturation Mode Stress I DS is NOT Identical –I DS Increases Only in Saturation Regime for Reverse Configuration Damage Must be Confined to Channel Interface.

11 Threshold Voltage Recovery There is an apparent recovery of threshold voltage with several hours of no applied voltages.

12 Threshold Voltage Recovery However, the threshold voltage quickly collapses to where it would have been without rest.

13 Threshold Voltage Recovery However, the threshold voltage quickly collapses to where it would have been without rest. This plot removes rest time. Degradation of 5 latches are indistinguishable.

14 Impact on Circuit Performance Lifetime of Display Backplanes –~10,000 hours Lifetime of Digital Logic –~ a few days! Integrated a-Si:H Source Driver

15 Degradation of Digital Logic Digital circuits must have positive static noise margin to operate. Static noise margin eventually drops to zero with increasing threshold voltage.

16 Degradation of Digital Logic Evolution of Noise Margin with Time Under Constant Gate Voltage Stress Measurements (dot), Simulations (asterix) and Analytical Equations (circle) Agree Reasonably Well Digital Circuit Lifetime Can Be Simply Expressed:

17 Circuit Simulator Incorporating Vth Shift Can Now Model Circuit Performance Where Each TFT ‘Ages’ Differently –Effect of threshold voltage shift on a 10-transistor digital latch. –NGSpice simulation results match experiment reasonably well.

18 Similarities to NBTI Increased Vth (magnitude) with Gate Voltage Stress Power Law Time Dependence, ~0.25 Mechanism: Stress Induced Interface Traps –Breaking of H Passivated Dangling Si Bonds –Both H+ and H 2 O Proposed As Attacking Species Some Recovery Possible with High T Anneals –But Recovery Not Thought to be Permanent Deuterium Passivated Bonds Reduce NBTI Figure from D.K. Schroder, with permission

19 Conclusions Degradation of a-Si:H Rooted in Fundamental Physics Strong Similarities to NBTI Degradation Does Not Limit Practical Lifetimes of Active Matrix Backplanes Viability of Other Digital a-Si:H Circuits Will Depend on Specifications –Integrated Source Drivers for Displays –Flexible Active Medical Bandage Need for Accurate Models and Simulation Tools