NanoPLAs Mike Gregoire. Overview ► Similar to CMOS PLA (Programmable Logic Array) ► Uses NOR-NOR logic to implement any logical function ► Like other.

Slides:

Advertisements

Similar presentations

Design Implementation Full Custom ICs, ASICs & PLDs ETEG 431 SG ASIC: Application Specific Integrated Circuit PLD: Programmable Logic Device FPGA: Field.

Advertisements

FPGA (Field Programmable Gate Array)

NanoFabric Chang Seok Bae. nanoFabric nanoFabric : an array of connect nanoBlocks nanoBlock : logic block that can be progammed to implement Boolean function.

1 Pertemuan 13 Memory Matakuliah: H0362/Very Large Scale Integrated Circuits Tahun: 2005 Versi: versi/01.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

Defect Tolerance for Yield Enhancement of FPGA Interconnect Using Fine-grain and Coarse-grain Redundancy Anthony J. Yu August 15, 2005.

1 ESE534: Computer Organization Day 16: March 24, 2010 Component-Specific Mapping Penn ESE534 Spring2010 – DeHon, Gojman, Rubin.

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 25 - Subsystem.

Slide 1/20 Fault Tolerant Approaches to Nanoelectronic Programmable Logic Arrays Authors: Wenjing Rao, Alex Orailoglu, Ramesh Karri Conference: DSN 2007.

CMOL vs NASICs T. Wang University of Massachusetts, Amherst September 29, 2005.

Parity. 2 Datasheets TTL:  CMOS: 

Digital Integrated Circuits© Prentice Hall 1995 Memory SEMICONDUCTOR MEMORIES.

CMOL overview ● CMOS / nanowire / MOLecular hybrids ● Uses combination of Micro – Nano – Nano implements regular blocks (ie memory) – CMOS used for logic,

NanoPLA Overview Yao Guo Oct 6, Semiconducting Nanowires Few nm’s in diameter (e.g. 3nm) –Diameter controlled by seed catalyst Can be microns long.

Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.

S. Reda EN160 SP’08 Design and Implementation of VLSI Systems (EN1600) Lecture 20: Combinational Circuit Design (2/3) Prof. Sherief Reda Division of Engineering,

Array-Based Architecture for FET-Based, Nanoscale Electronics André DeHon 2003 Presented By Mahmoud Ben Naser.

Chapter 01 An Overview of VLSI

FPGA Defect Tolerance: Impact of Granularity Anthony YuGuy Lemieux December 14, 2005.

Si and Ge NW FETs, NiSi-Si-NiSI conductor hetero-structures and manufacturing steps Csaba Andras Moritz Associate Professor University of Massachusetts,

CIS 6001 Gates Gates are the building blocks for digital circuits Conventions used is high voltage = 1 and ground = 0 Inverter and NOT Gate are two terms.

S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 18: Static Combinational Circuit Design (2/2) Prof. Sherief Reda Division.

Electronic Component Functions What is this component doing my in electronic device?

9/20/6Lecture 3 - Instruction Set - Al1 Address Decoding for Memory and I/O.

Shannon’s Expansion Muxes and Encoders. Tri-State Buffers  A tri-state buffer has one input x, one output f and one control line e Z means high impedance,

12/1/2004EE 42 fall 2004 lecture 381 Lecture #38: Memory (2) Last lecture: –Memory Architecture –Static Ram This lecture –Dynamic Ram –E 2 memory.

Digital Devices. Implementing logic circuits Shorthand notation Electrical characteristics.

Nanoscale Digital Computation Through Percolation Mustafa Altun Electrical and Computer Engineering DAC, “Wild and Crazy Ideas” Session ─ San Francisco,

FEC DeHon Nanowire-Based Computing Systems André DeHon In collaboration with Helia Naeimi, Michael Wilson, Charles Lieber,

Chapter 2: Fundamentals of Digital Electronics Dr Mohamed Menacer Taibah University

Transistors and Logic Circuits. Transistor control voltage in voltage out control high allows current to flow -- switch is closed (on) control low stops.

Building Cad Prototyping Tool for Emerging Nanoscale Fabrics Catherine Dezan Joined work between Lester( France.

UT Oct DeHon Sub-lithographic Semiconductor Computing Systems André DeHon In collaboration with Helia Naeimi, Michael Wilson,

PROGRAMMABLE LOGIC DEVICES (PLD)

1. NATURE: Non-Volatile Nanotube RAM based Field-Programmable Gate Arrays Wei Zhang†, Niraj K. Jha† and Li Shang ‡ †Dept. of Electrical Engineering Princeton.

Digital Logic. 4 Why is 32-bit or 64-bit significant in terms of speed, efficiency? 4 Difference between OR and XOR 4 What is a mux for? PLA 4 Two kinds.

Limitations of Digital Computation William Trapanese Richard Wong.

CPS3340 COMPUTER ARCHITECTURE Fall Semester, /10/2013 Lecture 5: Combinational Logic Instructor: Ashraf Yaseen DEPARTMENT OF MATH & COMPUTER SCIENCE.

BR 1/991 Two ways to think about logic signals Fixed logic convention –High voltage always means 1, TRUE, Asserted –Low voltage always means 0, FALSE,

NANOCOMPUTING BY FIELD-COUPLED NANOMAGNETS n AUTHORS : Gyorgy Csaba Alexandra Imre Gary H. Bernstein Wolfang Porod (fellow IEEE) Vitali Metlushko n REFERENCE.

Programmable Logic Devices

CS/EE 3700 : Fundamentals of Digital System Design

Figure 3.1 Logic values as voltage levels Figure 3.2 NMOS transistor as a switch DrainSource x = "low"x = "high" (a) A simple switch controlled by the.

0/13 Introduction to Programmable Logic Devices Aleksandra Kovacevic Veljko Milutinovic

1 Memory Design EE 208 – Logic Design Chapter 7 Sohaib Majzoub.

Recent Topics on Programmable Logic Array

CALTECH CS137 Winter DeHon CS137: Electronic Design Automation Day 8: February 4, 2004 Fault Detection.

The Transistor 1. How does a Transistor work The Bipolar Transistor The Field Effect Transistor 2. Comparing a Transistor to other devices Diode vs. the.

June 2005Computer Architecture, Background and MotivationSlide 1 Part I Background and Motivation.

Logical Circuits Philip Gebhardt 3/15/2011. Logic Circuits Negative, Positive, and Complimentary circuits Logic Gates Programmable Logic Devices.

Chapter 3 How transistors operate and form simple switches

Section 1  Quickly identify faulty components  Design new, efficient testing methodologies to offset the complexity of FPGA testing as compared to.

ECEn 191 – New Student Seminar - Session 6 Digital Logic Digital Logic ECEn 191 New Student Seminar.

1 Carnegie Mellon University Center for Silicon System Implementation An Architectural Exploration of Via Patterned Gate Arrays Chetan Patel, Anthony Cozzie,

CSCE 211: Digital Logic Design Chin-Tser Huang University of South Carolina.

A Survey of Fault Tolerant Methodologies for FPGA’s Gökhan Kabukcu

Chapter 36 Combinational Logic Circuits. Objectives After completing this chapter, you will be able to: –Describe the functions of encoders, decoders,

Programmable Logic Devices

Logic Devices. Decoder 2-to-4 Decoder 3-to-8 Decoder.

Transistors and Logic Circuits

Altera Stratix II FPGA Architecture

Computer Architecture & Operations I

Transistors and Logic Circuits

NanoMadeo Introduction of Error Correcting Schemes in the Design Process of Self-Healing Circuits for Nanoscale Fabrics.

Computer Architecture & Operations I

Presentation Title Greg Snider QSR, Hewlett-Packard Laboratories

Introduction to Programmable Logic Devices

Presentation Title Greg Snider QSR, HP Laboratories

CSE 370 – Winter 2002 – Comb. Logic building blocks - 1

A New Hybrid FPGA with Nanoscale Clusters and CMOS Routing Reza M. P

Presentation transcript:

NanoPLAs Mike Gregoire

Overview ► Similar to CMOS PLA (Programmable Logic Array) ► Uses NOR-NOR logic to implement any logical function ► Like other approaches, macro and micro scale components ► Unlike CMOL, decoders interface micro to macro

Technology ► Wires – CNTs and NWs as in other approaches ► Switches – NT-NT junction, apply voltages to change (program) state of junction ► FETs – Using Doped SiNWs electrical fields can be used to gate, preventing conduction ► Stochastic Assembly

Architecture ► Build OR plane using the suspended switches ► Problem: No gain, need restoring logic for signal integrity ► Solution: Use SiNW FETs to create NOR plane for restoration

Micro-Nano Interface ► Need to be able to program nanowire junctions from microwires ► Use the decoder approach using “2 hot” scheme – faults O(√N) instead of O(N)

Defect Tolerance ► Stochastic nanoscale assembly is unreliable ► We don’t care which OR or NOR wires implement the functions as long as some do ► Avoid faults – Similar to DRAM ► Also have spare arrays built into the architecture – Route around faulty arrays

Density Gains ► These are best case, do not have best case delay ► Expect 1 or 2 orders of magnitude better density

Problems and Issues ► Direct Patterning for decoders is a difficult process (NASIC also has this problem) ► Power Density Issues ► PLA type designs will never be as dense or as fast compared to a custom design like NASIC