1 Assumptions: (i) Network A can only generate sequences X=100 and X = 110. (ii) Network B produces output Z=1 when it receives X=110 and output Z=0 for.

Slides:



Advertisements
Similar presentations
L9 – State Assignment and gate implementation. States Assignment  Rules for State Assignment  Application of rule  Gate Implementation  Ref: text.
Advertisements

State-machine structure (Mealy)
1. 1. Output depends uniquely on inputs:  Contains only logic gates, AND, OR,...  No feedback interconnects 2. Output depends on inputs and memory:
State Machine Design Procedure
State Machine Design.
COE 202: Digital Logic Design Sequential Circuits Part 3
Sequential Circuits1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
CMPUT Computer Organization and Architecture II1 CMPUT329 - Fall 2003 Topic C: State Assignment José Nelson Amaral.
1 Lecture 23 More Sequential Circuits Analysis. 2 Analysis of Combinational Vs. Sequential Circuits °Combinational : Boolean Equations Truth Table Output.
Sequential Design Part II. Output A(t+1) =D A = AX + BX B(t+1) =D B = AX Y = AX + BX.
A Sequential Parity Checker
Sequential Circuit Design
ECE 331 – Digital System Design Introduction to and Analysis of Sequential Logic Circuits (Lecture #20) The slides included herein were taken from the.
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
ECE C03 Lecture 111 Lecture 11 Finite State Machine Optimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Sequential Circuits and Finite State Machines Prof. Sin-Min Lee
Sequential Logic Design
Sequential Circuit Design
Overview Sequential Circuit Design Specification Formulation
EECC341 - Shaaban #1 Lec # 16 Winter State Machine Design Procedure 1. Build state/output table (or state diagram) from word description.
Spring 2002EECS150 - Lec15-seq2 Page 1 EECS150 - Digital Design Lecture 15 - Sequential Circuits II (Finite State Machines revisited) March 14, 2002 John.
Contemporary Logic Design Sequential Logic © R.H. Katz Transparency No Chapter #6: Sequential Logic Design Flip-Flop Types.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
1 Design of a Sequence Detector (14.1) Seq. ends in > Z=1 (no reset) Otherwise--> Z=0 Typical input/output sequence Partial Soln. (Mealy Network):
Digital Logic Design Lecture 28. Announcements Homework 9 due on Thursday 12/11 Please fill out Course Evaluations online. Final exam will be on Thursday,
9/15/09 - L22 Sequential Circuit Design Copyright Joanne DeGroat, ECE, OSU1 Sequential Circuit Design Creating a sequential circuit to address a.
Sequential circuit design
L5 – Sequential Circuit Design
Chapter 5 - Part Sequential Circuit Design Design Procedure  Specification  Formulation - Obtain a state diagram or state table  State Assignment.
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T =
Rabie A. Ramadan Lecture 2
Chap 4. Sequential Circuits
B-1 Appendix B - Reduction of Digital Logic Principles of Computer Architecture by M. Murdocca and V. Heuring © 1999 M. Murdocca and V. Heuring Principles.
Unit 14 Derivation of State Graphs
Chap 4. Sequential Circuits
Introduction to Sequential Circuit By : Pn Siti Nor Diana Ismail CHAPTER 5.
ROM & PLA Digital Logic And Computer Design
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
Introduction to Sequential Logic Design Finite State-Machine Design.
CPEN Digital System Design Chapter 5 - Sequential Circuits Sequential Circuit Design C. Gerousis © Logic and Computer Design Fundamentals, 4 rd Ed.,
1 Lecture 22 Sequential Circuits Analysis. 2 Combinational vs. Sequential  Combinational Logic Circuit  Output is a function only of the present inputs.
Introduction to State Machine
9/15/09 - L24 Other FF TypesCopyright Joanne DeGroat, ECE, OSU1 Other FF Types.
© BYU 13 COUNTERS Page 1 ECEn 224 COUNTERS Counters Transition Tables Moore Outputs Counter Timing.
1 Finite State Machines (FSMs) Now that we understand sequential circuits, we can use them to build: Synchronous (Clocked) Finite State Machines Finite.
Digital Circuits State Reduction and Assignment State Reduction reductions on the number of flip-flops and the number of gates a reduction in the.
DESIGN OF SEQUENTIAL CIRCUITS by Dr. Amin Danial Asham.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
1Sequential circuit design Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA by Erol Sahin and Ruken Cakici.
Chapter 8 -- Analysis and Synthesis of Synchronous Sequential Circuits.
ENG241 Digital Design Week #7 Sequential Circuits (Part B)
Synthesis Synchronous Sequential Circuits synthesis procedure –Word description of problem /hardest; art, not science/ –Derive state diagram & state table.
Sequential Circuit Design Section State Machines Design Procedure 1.Specification- obtain (produce) problem description 2.Formulation - Obtain.
Sequential Circuit Design 05 Acknowledgement: Most of the following slides are adapted from Prof. Kale's slides at UIUC, USA.
Digital Logic Design Lecture 29. Announcements Homework 9 due today Please fill out Course Evaluations online. Final exam will be on Thursday, Dec. 18.
Week #7 Sequential Circuits (Part B)
SLIDES FOR CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
FIGURE 5.1 Block diagram of sequential circuit
T Flip-Flop A T (toggle) flip-flop is a complementing flip-flop and can be obtained from a JK flip-flop when the two inputs are tied together. When T.
State Reduction and State Assignment
Sequential circuit design
Lecture 14 Reduction of State Tables
Sequential circuit design
Sequential circuit design
CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
DESIGN OF SEQUENTIAL CIRCUITS
EGR 2131 Unit 12 Synchronous Sequential Circuits
ECE 352 Digital System Fundamentals
Chapter5: Synchronous Sequential Logic – Part 3
Presentation transcript:

1 Assumptions: (i) Network A can only generate sequences X=100 and X = 110. (ii) Network B produces output Z=1 when it receives X=110 and output Z=0 for X=100 (iii) Network C ignores values of Z at other times, so that we don’t care what Z is during the first two inputs of the sequence. Incompletely Specified State Tables Network A B Seq. Network Subsystem Network C X Z ( - is a don’t care output) t 0, t 1, t 2 represent three successive clock cycles,

2 Incompletely Specified State Tables S0 S1 1/- S3 S2 0/- 1/- 0/0 0/1 Whenever there is a don’t care state or a don’t care output, I can fill it with any value. I can also use row matching to reduce the table.

3 Incompletely Specified State Tables S0 S1 1/- S3 S2 0/- 1/- 0/0 0/1 Therefore, I should fill it in a way that allows minimization of the state machine.

4 Incompletely Specified State Tables S0 S1 1/- S3 S2 0/- 1/- 0/1 0/0 1/- S0 S2 no longer exists in the row reduced table, so it is replaced with S0

5 Incompletely Specified State Tables S0 S1 1/- 0/1 0/0 1/- S0 S3 no longer exists in row reduced table, so it is replaced with S1

6 Derivation of FF Input Equations 1. Assign FF state values to correspond to states in the reduced table. 2. Construct a transition table which gives the next states of the FF’s as a function of the present states and inputs. 3. Derive next state maps from the transition table. 4. Find FF input maps from the next state maps and find the input equations form the maps.

7 Derivation of FF Input Equations Example: Design a sequential network to realize the state table shown. (This state assignment is derived in 15.8) For 7 states we need 3 FF’s, A B C Transition Table based on state assignments S 0 = 000 S 1 = 110 S 2 = 111 …..

8 Derivation of D-FF Input Equations Next State maps for D FF realization

9 Derivation of JK-FF Input Equations For a JK-FF with output Q, the characteristic eqn. is Q + = JQ’ + K’Q From the next state map; A + = X’ = X’(A’+A) = X’A’+X’A = J A A’ + K A ’A => J A = X’, K A = X B + = X’C’+A’C+A’B = (X’C’+A’C)(B’+B) + A’B = (X’C’+A’C)B’ + (X’C’+A’C)B + A’B = (X’C’+A’C)B’ + (X’C’+A’C+A’)B = (X’C’+A’C)B’ + (X’C’+A’)B = J B B’ + K B ’B => J B = X’C’+A’C, K B = (X’C’+A’)’ = [(A’+c’)(A’+X’)]’ = AC+XA C + = A+XB’ = (A+XB’)(C’+C) = (A+XB’)C’ + (A+XB’)C = J C C’ + K C ’C => J C = A+XB’ K C = (A+XB’)’ = [(X+A)(A+B’)]’ = X’A’ + A’B

10 Derivation of JK-FF Input Equations Alternate Method JK-FF shortcut method

11 Why does choice of state assignment matter? –BIG effect on complexity of excitation and output equations AND thus on the amount of logic. How to find the best state assignment? –The only known way is to try ALL assignments and determine the resulting equations. N = 2: (2^2)! = 4! = 24 assignments N = 3: (2^3)! = 8! = ~ 40,000 assignments N = 4: (2^4)! = 16! = ~ 20,000,000,000,000 assignments for 4 state bits! THIS IS NOT PRACTICAL!  Use heuristic guidelines for pretty good assignments. There is no effective way to guarantee a “best” assignment. - the heuristic methods sometimes perform poorly! Finding an Optimal State Assignment (15.7)

12 Finding an Optimal State Assignment (15.7) It seems that we will not be able to enumerate all possible state assignments, generate the next state and output equations, compute the cost and then choose the best one. Therefore we must settle for “good” state assignments.

13 Rule 1: States that have the same next state for a given input should be given adjacent assignments. S a and S b should be given adjacent assignments. ScSc SaSa SbSb I 0 =1 Pred(S c, I 0 =1) = {S a, S b } Guidelines for State Assignment Good state assignments result when the following set of empirical rules are followed in the selection of the state assignment:

14 Guidelines for State Assignment Rule 2: States that are the next states of the same state should be given adjacent assignments. SiSi SjSj SkSk 0 1 Suc(S i ) = {S j, S k } S j and S k should be given adjacent assignments.

15 Guidelines for State Assignment Rule 3: States that have the same output for a given input should be given adjacent assignments. Guideline: The cost of the circuit will not be affected by the choice of which state receives the state “0” (according to McCluskey). Therefore to simplify reset generating circuits, the state “0” should always be assigned to the reset state.

16 Guidelines for State Assignment Example: Derivation of state assignment is illustrated for state table given. The sets of adjacent states specified by guidelines 1 and 2 are: (i)(ii) K-maps (i) and (ii) are obtained by trial and error, attempting to fulfill the adjacency conditions. Conditions from guideline 1 have precedence over 2 Also conditions that are 2x have precedence over 1x The k-map in (i) corresponds to the given state table For this state assignment we need 6 gates, 13 inputs to realize D-FF input eqns. vs. 10 gates, 39 inputs for straight binary assignment.

17 Guidelines for State Assignment Example (Cont’d): The state assignment obtained using the guidelines simplifies the FF input eqns. Next state map in terms of S i map (is used to obtain the A +, B +, C + next state maps)

18 Guidelines for State Assignment Example (Cont’d): Next state map in terms of S i map (is used to obtain the A +, B +, C + next state maps)

19 Guidelines for State Assignment Another Example: 1. (b,d) (c,f) (b,e) 2. (a,c) 2x (d,f) (b,d) (b,f) (c,e) 3. (a,c) (b,d) (e,f) We derive D-FF input eqns. for this assignment by first constructing the transition table We arrange the states on k-maps attempting to satisfy as many guideline pairs as possible.

20 Guidelines for State Assignment Another Example (cont’d): 1. (b,d) (c,f) (b,e) 2. (a,c) 2x (d,f) (b,d) (b,f) (c,e) 3. (a,c) (b,d) (e,f)