Final project requirement

Slides:

Advertisements

Similar presentations

Xilinx 6.3 Tutorial Integrated Software Environment (ISE) Set up basic environment Select Gates or Modules to Be simulated (Insert Program Code) Run Waveform.

Advertisements

TOPIC : SYNTHESIS DESIGN FLOW Module 4.3 Verilog Synthesis.

EE 261 – Introduction to Logic Circuits

ECOE 560 Design Methodologies and Tools for Software/Hardware Systems Spring 2004 Serdar Taşıran.

T Seminar on Network Security Today’s agenda 1.Seminar arrangements 2.Advice on the presentation.

CS Tutorial 7 Frid. Nov. 20 th, 2009 Final Project Presentations & Demos Tutorial.

Modern VLSI Design 4e: Chapter 8 Copyright  2008 Wayne Wolf Topics High-level synthesis. Architectures for low power. GALS design.

System Integration & Silicon Implementation Group Dept. of Computer Science & Information Engineering NCTU, Taiwan IP Protection : for Digital VLSI Implementations.

Integrated Circuits Laboratory Faculty of Engineering Digital Design Flow Using Mentor Graphics Tools Presented by: Sameh Assem Ibrahim 16-October-2003.

CSE241 Formal Verification.1Cichy, UCSD ©2003 CSE241A VLSI Digital Circuits Winter 2003 Recitation 6: Formal Verification.

Introductory Comments Regarding Hardware Description Languages.

The Design Process Outline Goal Reading Design Domain Design Flow

Viterbi Decoder: Presentation #11 M1 Overall Project Objective: Design a high speed Viterbi Decoder Stage 11: 12 th April 2004 Short Final Presentation.

M2: Team Paradigm :: Pre-Final Presentation 2-D Discrete Cosine Transform Team Paradigm (Group M2): Tommy Taylor Brandon Hsiung Changshi Xiao Bongkwan.

Farhan Mohamed Ali (W2-1) Jigar Vora (W2-2) Sonali Kapoor (W2-3) Avni Jhunjhunwala (W2-4) Presentation 3 MAD MAC th February, 2006 Size estimates/Floor.

Encryption Transaction with 3DES Team W2 Yervant Dermenjian (W21) Taewan Kim (W22) Evan Mengstab(W23) Xiaochun Zhu(W24) Objective: To implement a secure.

1 Simulation Modeling and Analysis Verification and Validation.

ESE 570 Final Project Due Wednesday, May 5, 2004, 4:30 pm.

1 8 Bit ALU EE 166 Design Project San Jose State University Roger Flores Brian Silva Chris Tran Harizo Yawary Advisor: Dr. Parent May 2006.

7/13/2015 SENIOR PROJECT STUDENT:RICARDO V. GONZALEZ. ADVISOR: VINOD B. PRASAD.

1 GPS Waypoint Navigation Team M-2: Charles Norman (M2-1) Julio Segundo (M2-2) Nan Li (M2-3) Shanshan Ma (M2-4) Design Manager: Zack Menegakis Presentation.

Farhan Mohamed Ali (W2-1) Jigar Vora (W2-2) Sonali Kapoor (W2-3) Avni Jhunjhunwala (W2-4) Shiven Seth (W2-5) Presentation 1 MAD MAC st February,

From Concept to Silicon How an idea becomes a part of a new chip at ATI Richard Huddy ATI Research.

1 Design Goal Design an Analog-to-Digital Conversion chip to meet demands of high quality voice applications such as: Digital Telephony, Digital Hearing.

VLSI Lab References I am grateful for the contributions from SEMATECH, the Austin Community College, and MKS Instruments. For further reading, I especially.

VHDL Structured Logic Design School of Electrical Engineering University of Belgrade Department of Computer Engineering Ivan Dugic Veljko.

ASIC Design Final project requirement - 1 Mid-term project requirement –Write a complete spec of MSDAP Introduce the application Analyze the application.

Suggestions for FPGA Design Presentation

COE4OI5 Engineering Design. Copyright S. Shirani 2 Course Outline Design process, design of digital hardware Programmable logic technology Altera’s UP2.

C HU H AI C OLLEGE O F H IGHER E DUCATION D EPARTMENT O F C OMPUTER S CIENCE Preparation of Final Year Project Report Bachelor of Science in Computer Science.

ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.

Hardware Design Environment Instructors: Fu-Chiung Cheng ( 鄭福炯 ) Associate Professor Computer Science & Engineering Tatung University.

E&CE % Final 30% Laboratory 20% Midterm ON LINE Course Notes! Lab Manual LabTechs/TAs Assignments extra probs/solns.

Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.

Language Concepts Ver 1.1, Copyright 1997 TS, Inc. VHDL L a n g u a g e C o n c e p t s Page 1.

ASIC, Customer-Owned Tooling, and Processor Design Nancy Nettleton Manager, VLSI ASIC Device Engineering April 2000 Design Style Myths That Lead EDA Astray.

Topics Design methodologies. Kitchen timer example.

ECE 545 Project 2 Specification. Schedule of Projects (1) Project 1 RTL design for FPGAs (20 points) Due date: Tuesday, November 22, midnight (firm) Checkpoints:

Introductory project. Development systems Design Entry –Foundation ISE –Third party tools Mentor Graphics: FPGA Advantage Celoxica: DK Design Suite Design.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

C HU H AI C OLLEGE O F H IGHER E DUCATION D EPARTMENT O F C OMPUTER S CIENCE Preparation of Final Year Project Report Bachelor of Science in Computer Science.

Team # - Professional Project Name Names of all your team members Project Description Describe briefly the project, and introduce some of the strong points.

Prof. D. Zhou UT Dallas Analog Circuits Design Automation 1.

ASIC/FPGA design flow. Design Flow Detailed Design Detailed Design Ideas Design Ideas Device Programming Device Programming Timing Simulation Timing Simulation.

Lecture 1 – Overview (rSp06) ©2008 Joanne DeGroat, ECE, OSU -1- Functional Verification of Hardware Designs EE764 – Functional Verification of Hardware.

SYSTEM ANALYSIS AND DESIGN LAB NARZU TARANNUM(NAT)

State Machine Design with an HDL

DAC50, Designer Track, 156-VB543 Parallel Design Methodology for Video Codec LSI with High-level Synthesis and FPGA-based Platform Kazuya YOKOHARI, Koyo.

SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.

Design and Documentation

ASIC Design Methodology

AIDA ASIC review Davide Braga Steve Thomas ASIC Design Group

FLIPPED CLASSROOM ACTIVITY CONSTRUCTOR – USING EXISTING CONTENT

Programmable Logic Devices: CPLDs and FPGAs with VHDL Design

Week 5, Verilog & Full Adder

T Computer Architecture, Autumn 2005

Project Deliverables ECE 545 – Introduction to VHDL.

Project Name Group Members.

HIGH LEVEL SYNTHESIS.

Project Name Group Members.

Project Name Group Members.

ECE 554 Digital Engineering Laboratory Nam Sung Kim (Chunhua Yao –TA)

Project Name Group Members.

Chapter5: Synchronous Sequential Logic – Part 4

Digital Engineering Laboratory

Project Name Group Members.

Design Methodology & HDL

Project Name Group Members.

Project Name Group Members.

Project Name Group Members.

Presentation transcript:

Final project requirement Completed design of MSDAP A summary of ASIC design Final report on the project Presentation (power point slides) Write a special topic on verification (option one) Discuss the development of system level behavior model based on specification Discuss how to test the system behavior model Discuss how to use the system level behavior model, which is independent form the detailed implementation, to test your designed chip Write a tutorial

Write a special topic on physical design (option one) A tutorial on the physical design Discuss the challenge issues of physical design in today’s nano-scale VLSI design Show how to Layout clock network Layout power network Show how to do physical verification on How to do design rule checking Antenna effect checking ERC LVS Critical path …

Writing requirement A complete and in-depth summary on the ASIC design Use MSDAP as an example throughout the discussion. If you would like to add more contents from your working experience, please to do so. Provide the necessary references Use examples and figures properly Write in a logical, formal and technical manner

Final project requirement Summary of ASIC design Complete design of MSDAP Presentation Report

Complete design of MSDAP A complete specification of the system Can you write a complete specification of MSDAP in VHDL? Can this spec be synthesized? Description of the design Architecture Each functional block Function Interface with other blocks VHDL code Layout Critical path Testing input and output Testing of the system Standard test bench (given in the class) Special test bench (given when test your design at the end of the semester) Complete layout of MSDAP Find the critical path and the related circuit of the “shifter and accumulator” in the Data-path of your design, and then run SPICE simulation.

Final project requirement Summary of ASIC design Complete design of MSDAP Presentation Report

Presentation Prepare a power point presentation of your design I will choose a “part” of your whole design and may ask you to give a 10 minutes presentation Present your design to instructor/TA at the scheduled time. Please sign time table Be prepared for questions related to your design, and you should be able to answer them. Presentation should be professional Outline Objective Main work Results Remarks and comments …

Final project requirement Summary of ASIC design Complete design of MSDAP Demonstrate the design Report

Report of your MSDAP The report includes Hand in Summary of ASIC design Presentation PPT Specification of MSDAP Description of the design Testing results All the related materials, such as functional block, layout, VHDL code, and … Power consumption Chip area Transistor count … Hand in An electronic version Before the scheduled class final examine time Dec. 15, 2014