FSKTM Sistem I/O Control Data-path Memory Processor Input Output Topik Hari ini: I/O Systems Control Data-path Memory Processor Input Output Network.

Slides:



Advertisements
Similar presentations
I/O InterfaceCS510 Computer ArchitecturesLecture Lecture 17 I/O Interfaces and I/O Busses.
Advertisements

Computer Architecture
I/O Organization popo.
Categories of I/O Devices
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
1  1998 Morgan Kaufmann Publishers Interfacing Processors and Peripherals.
Input and Output CS 215 Lecture #20.
1 Devices: Magnetic Disks Sector Track Cylinder Head Platter Purpose: – Long-term, nonvolatile storage – Large, inexpensive, slow level in the storage.
1/1/ / faculty of Electrical Engineering eindhoven university of technology Architectures of Digital Information Systems Part 1: Interrupts and DMA dr.ir.
CS-334: Computer Architecture
FIU Chapter 7: Input/Output Jerome Crooks Panyawat Chiamprasert
Avishai Wool lecture Introduction to Systems Programming Lecture 8 Input-Output.
EE30332 Ch8 DP – 1 Ch 8 Interfacing Processors and Peripherals Buses °Fundamental tool for designing and building computer systems divide the problem into.
Interrupts (contd..) Multiple I/O devices may be connected to the processor and the memory via a bus. Some or all of these devices may be capable of generating.
FSKTM Kenapa Cache? Penganalisaan bbrp aturcara menunjukkan bahawa memori komputer cenderung merujuk kepada suatu kawasan tertentu. Fenomena ini dinamakan.
Midterm Tuesday October 23 Covers Chapters 3 through 6 - Buses, Clocks, Timing, Edge Triggering, Level Triggering - Cache Memory Systems - Internal Memory.
Device Management.
I/0 devices.
Group 7 Jhonathan Briceño Reginal Etienne Christian Kruger Felix Martinez Dane Minott Immer S Rivera Ander Sahonero.
2. Methods for I/O Operations
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
Chapter 7 Input/Output Luisa Botero Santiago Del Portillo Ivan Vega.
ITEC 1011 Introduction to Information Technologies 7. Input / Output Chapt. 8.
3/11/2002CSE Input/Output Input/Output Control Datapath Memory Processor Input Output Memory Input Output Network Control Datapath Processor.
Chapter 10: Input / Output Devices Dr Mohamed Menacer Taibah University
The Big Picture: Where are We Now?
Input and Output Computer Organization and Assembly Language: Module 9.
MICROPROCESSOR INPUT/OUTPUT
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
1. Introduction 2. Methods for I/O Operations 3. Buses 4. Liquid Crystal Displays 5. Other Types of Displays 6. Graphics Adapters 7. Optical Discs 10/01/20151Input/Output.
© Janice Regan, CMPT 300, May CMPT 300 Introduction to Operating Systems Principles of I/0 hardware.
CHAPTER 3 TOP LEVEL VIEW OF COMPUTER FUNCTION AND INTERCONNECTION
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Computer Architecture Lecture10: Input/output devices Piotr Bilski.
CS 342 – Operating Systems Spring 2003 © Ibrahim Korpeoglu Bilkent University1 Input/Output CS 342 – Operating Systems Ibrahim Korpeoglu Bilkent University.
DMA Versus Polling or Interrupt Driven I/O
2009 Sep 10SYSC Dept. Systems and Computer Engineering, Carleton University F09. SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices 7.2.
Dr Mohamed Menacer College of Computer Science and Engineering Taibah University CE-321: Computer.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
MBG 1 CIS501, Fall 99 Lecture 18: Input/Output (I/O): Buses and Peripherals Michael B. Greenwald Computer Architecture CIS 501 Fall 1999.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
Computer System Internal components - The processor - Main memory - I / O controllers - Buses External components (peripherals). These include: - keyboard.
Input-Output Organization
Modes of transfer in computer
CH10 Input/Output DDDData Transfer EEEExternal Devices IIII/O Modules PPPProgrammed I/O IIIInterrupt-Driven I/O DDDDirect Memory.
7. Peripherals 7.1 Introduction of peripheral devices Computer Studies (AL)
The computer system’s I/O architecture is its interface to the outside world. This architecture provides a systematic means of controlling interaction.
CS2100 Computer Organisation Input/Output – Own reading only (AY2015/6) Semester 1 Adapted from David Patternson’s lecture slides:
Lecture 1: Review of Computer Organization
1 Lecture 1: Computer System Structures We go over the aspects of computer architecture relevant to OS design  overview  input and output (I/O) organization.
Chapter 6 Storage and Other I/O Topics. Chapter 6 — Storage and Other I/O Topics — 2 Introduction I/O devices can be characterized by Behaviour: input,
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
MBG 1 CIS501, Fall 99 Lecture 19: Input/Output (I/O): Buses and Peripherals Michael B. Greenwald Computer Architecture CIS 501 Fall 1999.
Processor Memory Processor-memory bus I/O Device Bus Adapter I/O Device I/O Device Bus Adapter I/O Device I/O Device Expansion bus I/O Bus.
Input Output Techniques Programmed Interrupt driven Direct Memory Access (DMA)
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
Direct Memory Access (DMA) Department of Computer Engineering, M.S.P.V.L. Polytechnic College, Pavoorchatram. A Presentation On.
10/15: Lecture Topics Input/Output –Types of I/O Devices –How devices communicate with the rest of the system communicating with the processor communicating.
CS 286 Computer Organization and Architecture
Overview Peripheral Devices Input-Output Interface
Computer Architecture
Presentation transcript:

FSKTM Sistem I/O Control Data-path Memory Processor Input Output Topik Hari ini: I/O Systems Control Data-path Memory Processor Input Output Network

FSKTM I/O System Sistem IO mengandungi: –IO devices (peripherals), Disk, Tape –Control units (programmed IO, DMA, IOP) –Software to carry out IO operations (operating System) Sistem IO berkemungkinan dibezakan oleh corak tawaran pembabitan CPU dalam operasi IO.

FSKTM I/O System Design Issues Processor Cache Memory - I/O Bus Main Memory I/O Controller Disk I/O Controller I/O Controller Graphics Network interrupts Performance limited by mechanical delays Expandability

FSKTM I/O Device Examples Device Behavior Partner Data Rate (KB/sec) Keyboard Input Human 0.01 Mouse Input Human 0.02 Line Printer Output Human 1.00 Floppy disk Storage Machine Laser Printer Output Human Optical Disk Storage Machine Magnetic Disk Storage Machine 5, Graphics Display Output Human30,000.00

FSKTM Prestasi Sistem I/O Prestasi sistem I/O bergantung kpd pelbagai aspek sistem (“limited by weakest link in the chain”): –The CPU –The memory system: Internal and external caches Main Memory –The underlying interconnection (buses) –The I/O controller –The I/O device –The speed of the I/O software (Operating System)

FSKTM Prestasi Sistem I/O Dua unit/metrik yg selalu digunakan: Throughput: I/O bandwidth (truput) Bil. tugas yg diselesaikan oleh pelayan dlm satu unit masa Untuk mencapai truput tertinggi seboleh mungkin: Pelayan tidak mungkin semestinya unggul Queue tidak mungkin semestinya kosong Response time: Latency (pendaman) Bermula apabila tugas diletak dlm queue Tamat apabila telah diselesaikan oleh server Untuk meminimumkan masa tindakbalas: Queue semestinya kosong Pelayan semestinya unggul

FSKTM Throughput versus Respond Time 20%40%60%80%100% Response Time (ms) Percentage of maximum throughput

FSKTM Antaramuka I/O Berkaitan persoalan Bgmn aturcara permohonan IO ditransimi kedalam arahan peranti dan berkomunikasi dgn peranti. Bgmn data ditransmisi dari/ke memori. Knp ada pembabitan OS –Perkongsian peranti IO oleh pelbagai program diurus oleh OS –Adanya sampukan digunakan peranti IO yg diurus oleh OS Apakah tanggungjawap OS

FSKTM Commands to IO devices Special IO instruction arahan pemproses akan mengenalpasti device number dan comman word. Arahan ini hy dilaksanakan ketika supervisor mode OS. Memory mapped I/O menggunakan special address space yg diperuntukkan bg setiap IO.

FSKTM Komunikasi dgn Pemproses. I/O Control Structures Polling Interrupts DMA I/O Controllers I/O Processors

FSKTM I/O Interface Independent I/O Bus CPU Interface Peripheral Memory memory bus Seperate I/O instructions (in,out) CPU Interface Peripheral Memory Lines distinguish between I/O and memory transfers common memory & I/O bus

FSKTM Interrupt Driven Data Transfer CPU IOC device Memory User program progress only halted during actual transfer add sub and or nop read store... rti memory user program (1) I/O interrupt (2) save PC (3) interrupt service addr (4) interrupt service routine

FSKTM Memory Mapped I/O Single Memory & I/O Bus No Separate I/O Instructions CPU Interface Peripheral Memory ROM RAM I/O CPU Memory Bus MemoryBus Adaptor I/O bus

FSKTM Programmed I/O (Polling) CPU IOC device Memory Is the data ready? read data store data yes no done? no yes busy wait loop not an efficient way to use the CPU unless the device is very fast! IO operations are completely controlled by the CPU, where the CPU executes programs that initiate, direct, and terminate the IO operation IO transfer rate is limited by the speed with which the CPU can test and service an IO device

FSKTM Direct Memory Access CPU IOC device Memory DMAC CPU sends a starting address, direction, and length count to DMAC. Then issues "start". Direct Memory Access (DMA): External to the CPU Act as a master on the bus Transfer blocks of data to or from memory without CPU intervention DMAC provides handshake signals for Peripheral Controller, and Memory Addresses and handshake signals for Memory. DMA is capable of generating memory addresses and transferring data to or from the system bus

FSKTM Direct Memory Access DC Control unit IODR DMA controller IOARARAC Control unit IR CPU System bus DMA request DMA Acknowledge IO device DATA Address Main memory DC stores the number of words that remain to be transferred it is automatically decremented and tested for zero IOAR is used to store the address of the next word to be transferred IODR data buffer register

FSKTM Input/Output Processors CPU IOP Mem D1 D2 Dn... main memory bus I/O bus CPU IOP issues instruction to IOP interrupts when done memory (2) (3) (4) Device to/from memory transfers are controlled by the IOP directly. IOP steals memory cycles. OP Device Address target device where cmnds are looks in memory for commands OP Addr Cnt Other what to do where to put data how much special requests (1)

FSKTM Responsibilities of the Operating System OS bertindak sbg antaramuka antara: Perkakasan I/O & program yg meminta I/O Tiga ciri sistem I/O: Sistem I/O dikongsi oleh pelbagai program menggunakan processor Sistem I/O selalunya menggunakan sampukan utk saling- tukaran informasi berkenaan operasi I/O. Sampukan mesti diuruskan oleh OS kerana ia melibatkan peralihan ke supervisor mode The low-level control of an I/O device is complex: Managing a set of concurrent events The requirements for correct device control are very detailed

FSKTM Operating System Requirements Menyediakan kawalan (protection) kpd sumber I/O yg dikongsi Jaminan bahawa pengguna program hy blh capai peranti IO yg dibenarkan sahaja kpdnya. Mengurus sampukan yg dijanakan oleh peranti IO Menyediakan capaian yg samarata kpd sumber IO yg dikongsi Semua pengguna program mesti mempunyai capaian samarata kpd sumber I/O. Penjadualan capaian utk meningkatkan truput sistem

FSKTM OS and I/O Systems Communication Requirements OS mesti berkebolehan menghalang: Pengguna aturcara berkomunikasi secara terus dgn peranti I/O. Jika pengguna aturcara boleh menggunakan I/O secara terus: Kawalan terhadap sumber I/O kongsian, boleh jadi tidak disediakan Tiga jenis komunikasi diperlukan: OS mesti berkebolehan memberi arahan kpd peranti I/O Peranti I/O mesti berkebolehan memberitahu OS apabila ia selesai melaksanakan tugas atau menghadapi masalah. Data mesti dialihkan drpd memori & peranti I/O