4/11/03 Minute Paper How does MS window work? Like how do we have the screen on the computer. Is it just a bunch of Binary #’s representing colors? When.

Slides:



Advertisements
Similar presentations
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Advertisements

Digital Circuits.
Lecture 20, Slide 1EECS40, Fall 2004Prof. White Lecture #20 ANNOUNCEMENT Midterm 2 Thursday Nov. 18, 12:40 – 2:00 pm A-L initials in F295 Haas Business.
Relationship Between Basic Operation of Boolean and Basic Logic Gate The basic construction of a logical circuit is gates Gate is an electronic circuit.
How to build a digital gate. CMOS NAND Gate Several realization of NOT 1. This is how a NOT operation is often represented schematically. 2. Sometimes.
Example: 7 Segment Displays BA DC\ xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg
Digital Fundamentals Floyd Chapter 4 Tenth Edition
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
Boolean Algebra and Truth Table The mathematics associated with binary number system (or logic) is call Boolean: –“0” and “1”, or “False” and “True” –Calculation.
Digital Fundamentals with PLD Programming Floyd Chapter 4
PHY 201 (Blum)1 Karnaugh Maps References: Chapters 4 and 5 in Digital Principles (Tokheim) Chapter 3 in Introduction to Digital Systems (Palmer and Perlman)
Boolean Algebra and Logic Simplification
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
Chapter 3.5 Logic Circuits. How does Boolean algebra relate to computer circuits? Data is stored and manipulated in a computer as a binary number. Individual.
BOOLEAN ALGEBRA Saras M. Srivastava PGT (Computer Science)
KARNAUGH MAP – Digital Circuit 1 Choopan Rattanapoka.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Department of Computer Engineering
F = ∑m(1,4,5,6,7) F = A’B’C+ (AB’C’+AB’C) + (ABC’+ABC) Use X’ + X = 1.
1 The Chinese University of Hong Kong Faculty of Education Diploma in Education (Part-Time) Winter 1997 Educational Communications and Technology Assignment.
Digital Circuits. Review – Getting the truth table The first step in designing a digital circuit usually is to get the truth table. That is, for every.
Digital Circuits Design Chin-Sung Lin Eleanor Roosevelt High School.
Karnaugh Maps References:
Chapter 3: Digital Logic Dr Mohamed Menacer Taibah University
Minimisation ENEL111. Minimisation Last Lecture  Sum of products  Boolean algebra This Lecture  Karnaugh maps  Some more examples of algebra and truth.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Computer Arithmetic, K-maps Prof. Sin-Min Lee Department of Computer Science.
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
Announcements Assignment 6 due tomorrow No Assignment 7 yet.
DKT 122/3 - DIGITAL SYSTEM I Chapter 4A:Boolean Algebra and Logic Simplification) Mohd ridzuan mohd nor
Announcements Project components starting to arrive No assignment due this week – assignment 7 will be posted on Thursday. Final exam date. Let’s leave.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Binary Numbers For digital systems, the.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Introduction to Digital Electronics Lecture 5: Function Minimisation.
In some Boolean functions there are some input terms that will never occur, for example in BCD code there are sex invalid combinations 1010,1011,1100,
DE MORGAN’S THEOREM. De Morgan’s Theorem De Morgan’s Theorem.
Minute Paper 4/4/04 Z=50+j86.7=100
CSE 461. Binary Logic Binary logic consists of binary variables and logical operations. Variables are designated by letters such as A, B, C, x, y, z etc.
K-maps and Decoders Prof. Sin-Min Lee Department of Computer Science.
EET 1131 Unit 5 Boolean Algebra and Reduction Techniques
De Morgan’s Theorem,.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
DeMorgan’s Theorem DeMorgan’s 2nd Theorem
CHAPTER 3 SETS AND BOOLEAN ALGEBRA
Basics of Digital Logic Design Presentation D
Reading: Hambley Chapters
Digital Logic and Design
Basics Combinational Circuits Sequential Circuits
Karnaugh Maps (K-Maps)
Karnaugh Maps References:
Karnaugh Maps References: Lecture 4 from last semester
Digital Circuits.
BASIC & COMBINATIONAL LOGIC CIRCUIT
Instructor: Alexander Stoytchev
Karnaugh Maps Topics covered in this presentation: Karnaugh Maps
Reading: Hambley Ch. 7 through 7.5
Boolean Algebra.
13 Digital Logic Circuits.
ECB2212-Digital Electronics K-Map
Logic Gates By Dr.Mazin Alzewary
Digital Fundamentals Floyd Chapter 4 Tenth Edition
3-Variable K-map AB/C AB/C A’B’ A’B AB AB’
Instructor: Alexander Stoytchev
Laws & Rules of Boolean Algebra
Digital Circuits.
Computer Architecture
Digital Circuits.
Reading: Hambley Ch. 7 through 7.5
Presentation transcript:

4/11/03 Minute Paper How does MS window work? Like how do we have the screen on the computer. Is it just a bunch of Binary #’s representing colors? When you turn off your computer, how does the clock keep going? How does a transistor radio work?

Example of Gate Combinations Using the truth tables above, construct the truth table for the following combination of gates: What does this circuit accomplish? ABDEC Detect whether the inputs are the same or not

Concept Check: Logic Gate Which of the following inputs yields D = 1? ABC a: 110 b: 001 c: 011 Answer: a and c

De Morgan’s Laws

Rules of Boolean Algebra 1.0+X=X 2.1+X=1 3.X+X=X 4.0·X=0 5.1·X=X 6.X·X=X 7.X·X=0 8.X·Y=Y·X 9.X+X·Y=X+Y 10.(X+Y)=X·Y 11.X+Y=X·Y Example: Simplify the following function

Several realization of NOT 1. This is how a NOT operation is often represented schematically. 2. Sometimes the NOT operation is shown explicitly as a gate. 3. Tying the inputs of a dual-input NAND gate will yield a NOT gate. 4. Tying the inputs of a dual-input NOR gate will similarly yield a NOT gate.

Truth Table Set-Ups for Karnaugh Maps Each truth table consists of 2 n cells, where n is the number of inputs (logic variables). Two Inputs (4 cells) B 0 1 A\ 0 __ 1 The row and column assignments for two or more variables are arranged so that adjacent terms change by only one bit. That is, the possibilities of AB are considered as 00, 01, 11, and 10 in turn, rather than 00, 01, 10, and 11 as often is written sequence in ordinary truth tables. (In going from 01 to 10, both bits would be changed.) This type of construction facilitates identification of supercells that are used to simplify gate combinations for realizing the desired truth table. Three Inputs (8 cells) C 0 1 AB\ 00 __ 01 __ 11 __ 10 __ BC A\ 0 __ 1 OR

Truth Table Set-Ups for Karnaugh Maps Four Inputs (16 cells) CD AB\ 00 __ 01 __ 11 __ 10 __

Box Ones for Sum of Products Consider the following truth table for three inputs: A B C O The truth table expressed in a form suitable for Karnaugh mapping: BC A\ Boxing the ones: BC A\ The red cells form a 1x2 supercell represented by A'. B. The green cells form a 1x2 wrapped supercell represented by A·C'. The resulting Boolean expression for this truth table, a sum of products, is A'·B + A·C'. This realization requires five gates as shown below: Supercell has to contain 2 n ones Make cells as big as possible Edge of Karnaugh is considered connected Finish all the ones

Boxing Zeroes for Product of Sums Consider again the following truth table for three inputs: A B C O The truth table expressed in a form suitable for Karnaugh mapping: BC A\ Boxing the zeroes: BC A\ The red cells form a 1x2 supercell represented by A'. B'. (A'. B' + A. C)' = (A'. B')'. (A. C)'by one application of De Morgan's theorem. = (A+B). (A. C)'by application of the other De Morgan's theorem. = (A+B). (A'+C')again by application of De Morgan's theorem. Thus results the product of sums! The green cells form a 1x2 supercell represented by A·C. The resulting Boolean expression for this truth table is the complement of the sum of these cells, (A'·B' + A·C)'. This still looks like a sum of products, just NOTted! Several applications of De Morgan's theorems will yield the desired product of sums:

Boxing zeroes: cont. NOTE: The minimum realization requires only three gates. This results from the next to last line in the application of De Morgan's theorems above. (A'·B' + A·C)'= (A+B) · (A'+C') =(A+B) · (A·C)' This realization again requires five gates as shown below:

Example: 7 Segment Displays BA DC\ xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg

Example: 7 Segment Displays, Segment a BA DC\ xxxx 10 11xx Red cells are represented by B; this is a 4x2 supercell. BA DC\ xxxx 10 11xx Green cells are represented by D; this is a 2x4 supercell. BA DC\ xxxx 10 11xx Blue cells are represented by A. C; BA DC\ xxxx 10 11xx Cyan cells are represented by A'. C'; All cells are represented by B + D + A·C + A' · C'