TTP ® - As Predictable as Time 1 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTTech Powernode As a Linux Prototyping Platform for.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Time-Triggered Protocol
MC68HC11 System Overview. System block diagram (A8 version)
StreamBlade SOE TM Initial StreamBlade TM Stream Offload Engine (SOE) Single Board Computer SOE-4-PCI Rev 1.2.
Implementing Fault Tolerant Systems with Windows CE.NET Reliable System Design 2010 by: Amir M. Rahmani.
Linux on commodity network H/W Josh Parsons LUGOD talk August 15 th 2005.
Overview: Chapter 7  Sensor node platforms must contend with many issues  Energy consumption  Sensing environment  Networking  Real-time constraints.
Data Protection Card Submit: Assaf Matia Technion Guide: Eran Segev Rafael Guide: Henri Delmar Winter & Spring 2004.
Characteristics of Realtime and Embedded Systems Chapter 1 6/10/20151.
© ABB Group Jun-15 Evaluation of Real-Time Operating Systems for Xilinx MicroBlaze CPU Anders Rönnholm.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Parallel JPEG2000 Compression System Performed by: Dmitry Sezganov, Vitaly Spector Instructor: Stas Lapchev, Artyom Borzin.
PV Watchdog Web-Enabled Photovoltaic System Monitor Art Barnes Austin Fisher Ryan Mann Josh Stone.
Chapter 13 Embedded Systems
1 Network Packet Generator Characterization presentation Supervisor: Mony Orbach Presenting: Eugeney Ryzhyk, Igor Brevdo.
Intel ® Research mote Ralph Kling Intel Corporation Research Santa Clara, CA.
BLDC MOTOR SPEED CONTROL USING EMBEDDED PROCESSOR
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
FreeBSD/arm on the Atmel AT91RM9200 Warner Losh Timing Solutions, Inc BSDcan 2006 May 12, 2006 Experiences.
ADAM-5000/TCP- Distributed Ethernet I/O
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
A. Homs, BLISS Day Out – 15 Jan 2007 CCD detectors: spying with the Espia D. Fernandez A. Homs M. Perez C. Guilloud M. Papillon V. Rey V. A. Sole.
© Copyright Xilinx 2004 All Rights Reserved 9 November, 2004 XUP Virtex-II Pro Development System.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Technology Date 10/17/00, Page 1 Technology s PROFIBUS Technology Chips - Modules - Development Kits.
Page 1 ADAM-6000 Web-enabled Smart I/O Γιάννης Στάβαρης Technical Manager Ιούνιος 26, 2007.
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
SOC Consortium Course Material ASIC Logic National Taiwan University Adopted from National Chiao-Tung University IP Core Design.
Schutzvermerk nach DIN 34 beachten XC200 Hardware Overview.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
Pinewood Derby Timing System Using a Line-Scan Camera Rob Ostrye Class of 2006 Prof. Rudko.
CHAPTER FOUR COMPUTER SOFTWARE.
Introduction to Interactive Media Interactive Media Tools: Software.
SEISLOG Linux presented at the WORKSHOP High Quality Seismic Stations and Networks for Small Budgets Volcan, Panama March, 2004 by Terje Utheim,
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Chapter 8: Operating Systems and Utility Programs Catherine Gifford Dan Falgares.
Linux development on embedded PowerPC 405 Jarosław Szewiński.
SoftPLC In TealwareTM SoftPLC ProcessorsTM Hardbook SoftPLC’s
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
CCNA 2 Week 1 Routers and WANs. Copyright © 2005 University of Bolton Welcome Back! CCNA 2 deals with routed networks You will learn how to configure.
In-Vehicle Communication SAN Group RTS Regular Meeting Presentation December 2008.
1 Abstract & Main Goal המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory The focus of this project was the creation of an analyzing device.
Issues Autonomic operation (fault tolerance) Minimize interference to applications Hardware support for new operating systems Resource management (global.
Time Triggered Networks: use in space 2015 CCSDS spring SOIS Plenary 23 March 2015 Glenn Rakow/NASA-GSFC.
I/O Computer Organization II 1 Interconnecting Components Need interconnections between – CPU, memory, I/O controllers Bus: shared communication channel.
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
A Hardware Based Cluster Control and Management System Ralf Panse Kirchhoff Institute of Physics.
EA PROJETO EM ELETRÔNICA APLICADA Bruno Mourão Siqueira.
NetNumen T31 Common Operations. Objectives Master Basic Configurations of T31 Master Common Operations of T31.
1 Putchong Uthayopas, Thara Angsakul, Jullawadee Maneesilp Parallel Research Group, Computer and Network System Research Laboratory Department of Computer.
Advantages of Time-Triggered Ethernet
CSC190 Introduction to Computing Operating Systems and Utility Programs.
Proposal for an Open Source Flash Failure Analysis Platform (FLAP) By Michael Tomer, Cory Shirts, SzeHsiang Harper, Jake Johns
Implementation of Embedded OS Lab3 Porting μC/OS-II.
Copyright © 2006 by The McGraw-Hill Companies, Inc. All rights reserved. McGraw-Hill Technology Education Chapter 6A Operating System Basics PART I.
Instrument Control Systems Seminar 2014, 20 th -24 th October 2014 New Standards VLT Control System Mario Kiekebusch (On behalf everyone who took part.
Cluster Computers. Introduction Cluster computing –Standard PCs or workstations connected by a fast network –Good price/performance ratio –Exploit existing.
Research Unit for Integrated Sensor Systems and Oregano Systems Cern Timing Workshop 2008 Patrick Loschmidt, Georg Gaderer, and Nikolaus Kerö.
Embedded Real-Time Systems Introduction to embedded software development Lecturer Department University.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
SEPTEMBER 8, 2015 Computer Hardware 1-1. HARDWARE TERMS CPU — Central Processing Unit RAM — Random-Access Memory  “random-access” means the CPU can read.
Ensuring Reliable Networks Copyright © TTTech Computertechnik AG. All rights reserved.Page 1 Christian Fidi Product Manager Advantages cFS.
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
CP220x The Industry’s Smallest Ethernet Controller
Group Manager – PXI™/VXI Software
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Speaker: Tian-Sheuan Chang July, 2004
Real-time Linux Evaluation
Time-Triggered Architecture
Presentation transcript:

TTP ® - As Predictable as Time 1 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTTech Powernode As a Linux Prototyping Platform for TTP TTTech Computertechnik AG Time-Triggered Technology

TTP ® - As Predictable as Time 2 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Hardware

TTP ® - As Predictable as Time 3 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Hardware Products – TTP Monitoring Node TTP Monitoring Node  Solution for monitoring TTP Chip C2 based networks  Can be used for prototyping  Synchronous (MII) and asynchronous (MFM) bus interface supported Features  32-bit PowerPC MPC-855T  80MHz, 16 MB RAM, 8 MB Flash  online debug features (BDM)  TTP Chip C2 AS8202  PCMCIA slot  TCP/IP 100BASE-TX/10BASE-T network link  Multi-channel serial communication interface

TTP ® - As Predictable as Time 4 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Hardware Products - TTP Powernode TTP Powernode  Powerful Time-Triggered Architecture (TTA) board  For prototyping, simulation, and evaluation systems  External clock synchronization with GPS possible Features  TTP Chip C1/C2  MPC555 clocked at 40 MHz  Wide range of interfaces  Mounting option for physical layers  Euroboard form factor

TTP ® - As Predictable as Time 5 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTP/C Controller Implementation  AS8202 Stand Alone TTP/C-C2 Controller –Asynchronous data rate up to 5 clock 40 MHz –Synchronous data rate 25 clock 40 MHz –2k x 16 RAM for message, status and control area –Single power supply 3.3 V –Embedded Flash memory –80 pin TQFP Package (14 x 14 mm) –Operating temperature range: -40°C to 125°C  AS8204 Stand Alone TTP/C-C2S Controller  µPD65954 Stand Alone TTP/C-C2S Controller

TTP ® - As Predictable as Time 6 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software - TTP Tools

TTP ® - As Predictable as Time 7 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTP Plan: Cluster Level Design  Based on temporal firewalls  Specify high-level communication requirements  Design check  Error browser with hyperlinks  Generate schedule  Precise interface specification (value & time)  Support for different TTP/C controllers Software – TTP Plan

TTP ® - As Predictable as Time 8 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software – TTP View TTP View: Cluster level monitoring  Real-time data visualization  Real-time trace and data logging  Play back and fast forward  Cluster design DB access  Flexible display instruments  Configurable views  TTP/C status area information

TTP ® - As Predictable as Time 9 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software – TTP Load TTP Load: Cluster download  Bus download: download all nodes in TTP/C cluster  CNI download for monitor node  Application SW download possible  Uses dedicated “download master node“  Communication to PC via Ethernet

TTP ® - As Predictable as Time 10 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software – Linux Development Environment  RTAI real-time extensions for Linux  Ethernet Controller support by Wolfgang Denk now integrated into PowerPC  Development Environment with Gnu/Linux tools –gcc cross-compiler to PowerPC –ppcboot for re-flashing of images –Needs X86-based Linux for development  Uses compressed RAM-Disk image in Flash  Can use NFS-mounted file-system

TTP ® - As Predictable as Time 11 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software – TTP Build TTP Build: Fault-tolerance layer generation and OS configuration  Definition of node specific properties  Fault-tolerance layer generation –Message/frame mapping –Message status handling –Message agreement –Start-up –Re-integration –User level membership –Error detection  Operating system configuration clock ConfigTTP/AConfigTTP/CI/OConfig OSEKtime FT-COM Config OSEKtime OS MiddlewareConfig Communication Network Interface Midlleware Interface Real-Time Service Time-Triggered Configuration Service Event-Triggered Diagnostic Service Event-Triggered

TTP ® - As Predictable as Time 12 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. Software – TTP OS TTP OS: Time-Triggered Operating System  For fault-tolerant and real-time systems  Pre-emptive scheduling  Interrupt service handlers for a-periodic tasks  TTP/C multiplexing support  Extremely efficient (RAM/ROM)  Very fast  Configuration tool

TTP ® - As Predictable as Time 13 Copyright © 2002, TTTech Computertechnik AG. All rights reserved. TTP OS: Highly Efficient and Safe  Based on OSEKtime spec  Certified according to DO 178B Level A  Fully automatic configuartion with TTP Build  Deadline monitoring for tasks  Startup and re-integration to TTP/C communication system Software – TTP OS