1 State Reduction: Row Matching Example 1, Section 14.3 is reworked, setting up enough states to remember the first three bits of every possible input.

Slides:



Advertisements
Similar presentations
Nonlinear & Neural Networks LAB. PART State Reduction ( )
Advertisements

Chapter 9 -- Simplification of Sequential Circuits.
©2004 Brooks/Cole FIGURES FOR CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT Click the mouse to move to the next page. Use the ESC key to exit this.
Minimization of Circuits
L8 – Reduction of State Tables. Reduction of states  Given a state table reduce the number of states.  Eliminate redundant states  Ref: text Unit 15.
Optimization of Sequential Networks Step in Synthesis: Problem Flow Table Reduce States Minimum-State Table State Assignment Circuit Transition Table Flip-Flop.
Reducing DFA’s Section 2.4. Reduction of DFA For any language, there are many DFA’s that accept the language Why would we want to find the smallest? Algorithm:
Chapter 9 Asynchronous Sequential Logic 9-1 Introduction Introduction 9-2 Analysis Procedure Analysis ProcedureAnalysis Procedure 9-3 Circuits With Latches.
Asynchronous Sequential Logic
Digital Logic Design Lecture 27.
Tutorial 6 of CSCI2110 Bipartite Matching Tutor: Zhou Hong ( 周宏 )
Arithmetic Sequences and Series
Nonlinear & Neural Networks LAB. CHAPTER 13 Analysis of Clocked Sequential Circuit 13.1 A Sequential Parity Checker 13.2 Analysis by Signal Tracing 13.3.
UNIT 14 DERIVATION OF STATE GRAPHS AND TABLES Spring 2011.
ECE 331 – Digital System Design State Reduction and State Assignment (Lecture #22) The slides included herein were taken from the materials accompanying.
ECE 331 – Digital System Design
ECE C03 Lecture 111 Lecture 11 Finite State Machine Optimization Hai Zhou ECE 303 Advanced Digital Design Spring 2002.
Asynchronous Sequential Logic
ECE C03 Lecture 131 Lecture 13 Finite State Machine Optimization Prith Banerjee ECE C03 Advanced Digital Design Spring 1998.
Introduction to Bioinformatics Algorithms Block Alignment and the Four-Russians Speedup Presenter: Yung-Hsing Peng Date:
1 Design of a Sequence Detector (14.1) Seq. ends in > Z=1 (no reset) Otherwise--> Z=0 Typical input/output sequence Partial Soln. (Mealy Network):

COE 202: Fundamentals of Computer Eng. (T061) Dr. Marwan Abu-Amara Equivalent States.
CSCI 3301 Transparency No. 9-1 Chapter #9: Finite State Machine Optimization Contemporary Logic Design.
Seek The Multiplication Treasure Copy this problem. Multiply the factors in the top row by the digit in the ones place in the second factor.
Data link layer: services
College Algebra Acosta/Karwowski. Chapter 5 Inverse functions and Applications.
8-1 Relations and Functions. RELATIONS Relation: A set of ordered pairs. Domain: The x values of the ordered pairs. Also known as the input value. Range:
IKI c-Synthesis of Sequential Logic Bobby Nazief Semester-I The materials on these slides are adopted from: Prof. Daniel Gajski’s transparency.
Systems and Matrices (Chapter5)
Rabie A. Ramadan Lecture 2
Chapter 3: The Fundamentals: Algorithms, the Integers, and Matrices
Function Lab Chapter 9. Does the table represent a function? YES or NO XY Remember: The “X”s are all different if it is a function Remember:
Hungarian Algorithm Vida Movahedi Elderlab, York University June 2007.
Unit 14 Derivation of State Graphs
10.4 How to Find a Perfect Matching We have a condition for the existence of a perfect matching in a graph that is necessary and sufficient. Does this.
Quine-McCluskey (Tabular) Minimization Two step process utilizing tabular listings to: Identify prime implicants (implicant tables) Identify minimal PI.
L10 – State Machine Design Topics. States Machine Design  Other topics on state machine design Equivalent sequential machines Incompletely specified.
Two-Level Simplification Approaches Algebraic Simplification: - algorithm/systematic procedure is not always possible - No method for knowing when the.
1 State Reduction Goal: reduce the number of states while keeping the external input-output requirements unchanged. State reduction example: a: input 0.
Matrices and Determinants
Boolean Algebra and Computer Logic Mathematical Structures for Computer Science Chapter 7 Copyright © 2006 W.H. Freeman & Co.MSCS Slides Boolean Logic.
©2007 by S – Squared, Inc. All Rights Reserved. Description:  b is the base  b > 0 (positive number)  b ≠ 1  a ≠ 0  x is the exponent  x is the.
1 Asynchronous Sequential Logic For most figures:.
HA1-439: Functions Intro Remember, a relation is ANY set of ordered pairs like (3,2), (-2, 4), (4.5, 6) …It is any set of x’s and y’s. A FUNCTION is a.
SLIDES FOR CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
3-7 Other Two-level Implementations
CS 352 Introduction to Logic Design
Relations and Functions Pages
State Reduction and State Assignment
Notes and Skills Practice
Lecture 14 Reduction of State Tables
L10 – additional State Machine examples
Chapter 4 Systems of Linear Equations; Matrices
Implement FSM with fewest possible states • Least number of flip flops
An Introduction to Functions
Objectives Find the indicated terms of an arithmetic sequence.
CHAPTER 15 REDUCTION OF STATE TABLES STATE ASSIGNMENT
x-Value = The horizontal value in an ordered pair or input Function = A relation that assigns exactly one value in the range to each.
Y x Linear vs. Non-linear.
Lecture 20 State minimization via row matching.
Sequential Circuit Analysis
Chapter 4 Systems of Linear Equations; Matrices
Identifying Functions
Proportional or Non-proportional?
Objective- To graph a relationship in a table.
Relation (a set of ordered pairs)
Chapter 9 -- Simplification of Sequential Circuits
Presentation transcript:

1 State Reduction: Row Matching Example 1, Section 14.3 is reworked, setting up enough states to remember the first three bits of every possible input sequence.

2 E D H J State Reduction: Row Matching

3 Reduced State Table and Graph

4 Theorem 15.1 Two states p and q of a sequential network are equivalent iff for every single input X, the outputs are the same and the next states are equivalent, that is,  (p,X) =  (q,X)  and  (p,X ) =  (q,X ) where  (p,X) is the output given the present state p and input X and  (p,X ) is the next state given the present state p and input X. The row matching procedure is a special case of this theorem in which the next states are actually the same instead of just being equivalent Equivalent States Table 13-4

5 Implication Chart Method Self-implied pairs redundant

6 Initial Chart First Pass -eliminating implied pairs d-f square has an X

7 First Pass Second Pass -e.g. place X in square a-g since square b-d has an X.

8 Original State Table Reduced State Table -rows d, e eliminated Second Pass

9 1. Construct a chart which contains a square for each pair of states. 2. Compare each pair of rows in the state table. If the outputs associated with states i and j are different, place an X in square i-j to indicate non- equivalence. If the outputs are the same, place the implied pairs in square i-j. (If the next states of i,j are m,n resp. then m-n is an implied pair.) Eliminate any self-implied pairs which are redundant by crossing then out. If the outputs and next states are the same (or if i-j only implies itself) place a check mark in square i-j to indicate i  j. 3. Second Pass: Go through the table column by column. Eliminate (place an X) the square with implied pair m-n, if square m-n contains an X. 4. If any X’s were added on a previous pass, repeat with an additional pass. 5. In the final chart, each square with co-ords i-j which does not contain an X implies the equivalence of i and j. If desired, row matching can be used to partially reduce the state table before constructing the implication chart. Implication Chart Method: Summary

10 Equivalent Sequential Networks Equivalent by inspection of State Graphs

11 Equivalent Sequential Networks Second Pass e.g. Column A: compare row A in state table for N 1 with each of the rows S 0, S 1 …S 3 in state table for N 2