NoC Placement & Routing

Slides:



Advertisements
Similar presentations
Multicasting in Mobile Ad hoc Networks By XIE Jiawei.
Advertisements

Data and Computer Communications
Delivery and Forwarding of
Presentation of Designing Efficient Irregular Networks for Heterogeneous Systems-on-Chip by Christian Neeb and Norbert Wehn and Workload Driven Synthesis.
COS 461 Fall 1997 Routing COS 461 Fall 1997 Typical Structure.
Data and Computer Communications Ninth Edition by William Stallings Chapter 12 – Routing in Switched Data Networks Data and Computer Communications, Ninth.
UNIT-IV Computer Network Network Layer. Network Layer Prepared by - ROHIT KOSHTA In the seven-layer OSI model of computer networking, the network layer.
The Structure of Networks with emphasis on information and social networks T-214-SINE Summer 2011 Chapter 8 Ýmir Vigfússon.
Module R R RRR R RRRRR RR R R R R Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip Zvika Guz, Isask ’ har Walter, Evgeny Bolotin, Israel.
1 Lecture 12: Interconnection Networks Topics: dimension/arity, routing, deadlock, flow control.
Internetworking Different networks –Different bit rates –Frame lengths –Protocols.
1 Lecture 23: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Appendix E)
Slide Set 15: IP Multicast. In this set What is multicasting ? Issues related to IP Multicast Section 4.4.
Chapter 10 Introduction to Wide Area Networks Data Communications and Computer Networks: A Business User’s Approach.
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches (Sections 8.1 – 8.5)
1 Evgeny Bolotin – ICECS 2004 Automatic Hardware-Efficient SoC Integration by QoS Network on Chip Electrical Engineering Department, Technion, Haifa, Israel.
Dynamic NoC. 2 Limitations of Fixed NoC Communication NoC for reconfigurable devices:  NOC: a viable infrastructure for communication among task dynamically.
Issues in System-Level Direct Networks Jason D. Bakos.
Spring Routing & Switching Umar Kalim Dept. of Communication Systems Engineering 06/04/2007.
1 Lecture 24: Interconnection Networks Topics: topologies, routing, deadlocks, flow control.
1 Lecture 25: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix E) Review session,
A General approach to MPLS Path Protection using Segments Ashish Gupta Ashish Gupta.
MPLS L3 and L2 VPNs Virtual Private Network –Connect sites of a customer over a public infrastructure Requires: –Isolation of traffic Terminology –PE,
Low-Latency Virtual-Channel Routers for On-Chip Networks Robert Mullins, Andrew West, Simon Moore Presented by Sailesh Kumar.
Performance and Power Efficient On-Chip Communication Using Adaptive Virtual Point-to-Point Connections M. Modarressi, H. Sarbazi-Azad, and A. Tavakkol.
The Structure of Networks with emphasis on information and social networks T-214-SINE Summer 2011 Chapter 8 Ýmir Vigfússon.
Switching, routing, and flow control in interconnection networks.
High Performance Embedded Computing © 2007 Elsevier Lecture 16: Interconnection Networks Embedded Computing Systems Mikko Lipasti, adapted from M. Schulte.
Mobile IP Performance Issues in Practice. Introduction What is Mobile IP? –Mobile IP is a technology that allows a "mobile node" (MN) to change its point.
LECTURE 9 CT1303 LAN. LAN DEVICES Network: Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and.
On-Chip Networks and Testing
Report Advisor: Dr. Vishwani D. Agrawal Report Committee: Dr. Shiwen Mao and Dr. Jitendra Tugnait Survey of Wireless Network-on-Chip Systems Master’s Project.
Department of Computer Science at Florida State LFTI: A Performance Metric for Assessing Interconnect topology and routing design Background ‒ Innovations.
 Network Segments  NICs  Repeaters  Hubs  Bridges  Switches  Routers and Brouters  Gateways 2.
CCNA 1 Module 10 Routing Fundamentals and Subnets.
High-Level Interconnect Architectures for FPGAs An investigation into network-based interconnect systems for existing and future FPGA architectures Nick.
1 Optical Burst Switching (OBS). 2 Optical Internet IP runs over an all-optical WDM layer –OXCs interconnected by fiber links –IP routers attached to.
A Lightweight Fault-Tolerant Mechanism for Network-on-Chip
Anshul Kumar, CSE IITD CSL718 : Multiprocessors Interconnection Mechanisms Performance Models 20 th April, 2006.
A Novel Multicast Routing Protocol for Mobile Ad Hoc Networks Zeyad M. Alfawaer, GuiWei Hua, and Noraziah Ahmed American Journal of Applied Sciences 4:
InterConnection Network Topologies to Minimize graph diameter: Low Diameter Regular graphs and Physical Wire Length Constrained networks Nilesh Choudhury.
Anshul Kumar, CSE IITD ECE729 : Advanced Computer Architecture Lecture 27, 28: Interconnection Mechanisms In Multiprocessors 29 th, 31 st March, 2010.
Routing and Routing Protocols
Run-time Adaptive on-chip Communication Scheme 林孟諭 Dept. of Electrical Engineering National Cheng Kung University Tainan, Taiwan, R.O.C.
Performance, Cost, and Energy Evaluation of Fat H-Tree: A Cost-Efficient Tree-Based On-Chip Network Hiroki Matsutani (Keio Univ, JAPAN) Michihiro Koibuchi.
Networks-on-Chip (NoC) Suleyman TOSUN Computer Engineering Deptartment Hacettepe University, Turkey.
Interconnect Networks Basics. Generic parallel/distributed system architecture On-chip interconnects (manycore processor) Off-chip interconnects (clusters.
Team LDPC, SoC Lab. Graduate Institute of CSIE, NTU Implementing LDPC Decoding on Network-On-Chip T. Theocharides, G. Link, N. Vijaykrishnan, M. J. Irwin.
Super computers Parallel Processing
Rehab AlFallaj.  Network:  Nodes: Service units: PC Interface processing Modules: it doesn’t generate data, but just it process it and do specific task.
Networks: Routing, Deadlock, Flow Control, Switch Design, Case Studies Alvin R. Lebeck CPS 220.
Indian Institute of Technology Bombay 1 Communication Networks Prof. D. Manjunath
Created By Anoosh Samuel Abdul Razaq Qadir Hussain Asim Maaz Waheed Tayab
1 Lecture 24: Interconnection Networks Topics: communication latency, centralized and decentralized switches, routing, deadlocks (Appendix F)
1 Low Latency Multimedia Broadcast in Multi-Rate Wireless Meshes Chun Tung Chou, Archan Misra Proc. 1st IEEE Workshop on Wireless Mesh Networks (WIMESH),
1 Lecture 14: Interconnection Networks Topics: dimension vs. arity, deadlock.
Networks DEVICES. Repeater device to amplify or regenerate digital signals received while setting them from one part of a network into another. Works.
Network Layer COMPUTER NETWORKS Networking Standards (Network LAYER)
Lecture 23: Interconnection Networks
ESE532: System-on-a-Chip Architecture
Chapter 4 Data Link Layer Switching
Chapter 6 Delivery & Forwarding of IP Packets
Azeddien M. Sllame, Amani Hasan Abdelkader
Intra-Domain Routing Jacob Strauss September 14, 2006.
Switching, routing, and flow control in interconnection networks
Lecture 14: Interconnection Networks
PRESENTATION COMPUTER NETWORKS
CS 6290 Many-core & Interconnect
Switching, routing, and flow control in interconnection networks
Presentation transcript:

NoC Placement & Routing A survey on Placement & Routing challenges in Network-on-Chip systems

Overview What is the difference between SoC and NoC placement and routing? NoC Placement and Routing Eyal Friedman 2008

Overview cnt’d NoC SoC Added routers (router I/F) Packet-based protocol Wormhole communication (link sharing) SoC No routers (custom I/F) Custom PE-to-PE protocol Direct communication NoC Placement and Routing Eyal Friedman 2008

Overview cnt’d The differences require the PEs in NoC to have a router I/F for incoming and outgoing communication with other PEs, and must cope with messages arriving in packets. The PEs main function, however, is the same. So how do placement algorithms for SoC and NoC differ? NoC Placement and Routing Eyal Friedman 2008

The General Placement Problem (SoC) Given a set of fixed-cells (& soft-cells) with fixed pins, and a netlist of their connectivity, find the best location for each cell. How do we determine what is best? Cost-function. The input to the cost-function is a placed design and a netlist. The output is a price. The best price is the best solution. Usually we’ll want the cost-function to concentrate on Performance / Latency / Power / Temperature / Area. NoC Placement and Routing Eyal Friedman 2008

SoC routing Classically, placement is done such that total wirelength will be minimized. NoC Placement and Routing Eyal Friedman 2008

Algorithmic approaches to SoC placement Algorithms based on netlist partitioning constructive approach for initial solution iterative improvement by cell-swaps force-directed methods connections between cells represent "dragging forces“ quadratic placement analytical mathematical minimization simulated annealing iterative with randomness hybrid (mix of the above) NoC Placement and Routing Eyal Friedman 2008

Force-Directed approach In this method we assume that connections between modules create forces of attraction between them. The problem with this approach is that "Forces" pull towards local minima NoC Placement and Routing Eyal Friedman 2008

Force-Directed approach initial placement influence NoC Placement and Routing Eyal Friedman 2008

Simulated annealing approach This method is a randomized procedure to find approximate solutions to optimization problems where greedy techniques don't work due to the presence of local minima. NoC Placement and Routing Eyal Friedman 2008

NoC Architecture Routing is one of the most crucial key factors which will decide over the success of NoC architecture based systems or their failure. Routing is, of course, directly dictated by placement. So how can we achieve the best placement in a NoC system? First we have to distinguish between the different types of NoC architectures… NoC Placement and Routing Eyal Friedman 2008

Tile-based 2D Mesh topology NoC Placement and Routing Eyal Friedman 2008

Regular 2-D Mesh topology NoC Placement and Routing Eyal Friedman 2008

Partially irregular 2D-Mesh topology contains oversized rectangularly shaped PEs. NoC Placement and Routing Eyal Friedman 2008

Irregular Mesh topology This kind of chip does not limit the shape of the PEs or the placement of the routers. It may be considered a "custom" NoC NoC Placement and Routing Eyal Friedman 2008

Torus topology NoC Placement and Routing Eyal Friedman 2008

Fat-Tree topology NoC Placement and Routing Eyal Friedman 2008

NoC Routing-Table Unlike regular SoC placement, NoC placement is not complete without a Routing Table. The Routing Table determines for each PE the route via which it will send packets to other PEs. The routing table directly influences traffic in the NoC. Here we can also distinguish between 2 methods: Static routing Dynamic (adaptive) routing NoC Placement and Routing Eyal Friedman 2008

Static routing The Routing Table is constant. The route is embedded in the packet header and the routers simply forward the packet to the direction indicated by the header. The routers are passive in their addressing of packets (simple routers). NoC Placement and Routing Eyal Friedman 2008

Dynamic Routing The routing table can change dynamically during operation. Logically, a route is changed when it becomes slow due to other traffic. possibly out-of-order arrival of packets. Usually requires more virtual channels. In this method we can identify 2 systems: Routing altering decisions are made in the routers (smart routers) Routing altering decisions are made in a dedicated central unit that receives traffic information from all the routers and can decide to change the routing table. NoC Placement and Routing Eyal Friedman 2008

NoC placement & Routing Algorithms The algorithms can “work” with PE’s Placement and Routing Tables, given the NoC’s arhcitecture and routing system. NoC Placement and Routing Eyal Friedman 2008

NoC placement & Routing Algorithms In every mapping and placement algorithm we have to define a cost function by which to determine whether our algorithm is successful or not. Usually the cost function measures either performance, energy or temperature, or a hybrid of these. Most of the chip power is consumed in the communication links and the routers which are constantly active. Are NoC algorithms really different than SoC algorithms? Lets review some of them… NoC Placement and Routing Eyal Friedman 2008

Branch-and-Bound Algorithms Such algorithms walk through the searching tree that represents the solution space. Finding the optimal solution is equivalent to finding the legal leaf node which has the minimal cost. NoC Placement and Routing Eyal Friedman 2008

Generic Algorithms NoC Placement and Routing Eyal Friedman 2008

Split-Traffic Algorithms Bandwidth requirements can be significantly reduced by splitting the traffic between cores across multiple paths. Different routes between source and destination must all be minimal. It’s possible that two packets traveling from source to destination in different routes might "collide". The destination PE must know how to deal with this, or the system has to make sure this doesn’t happen. NoC Placement and Routing Eyal Friedman 2008

Split-Traffic Algorithms NoC Placement and Routing Eyal Friedman 2008

Summary The main difference between SoC and NoC is the sharing of links. The algorithm's essence, however, is the same for SoC and NoC. In both cases we are trying to find an ideal placement (& routing) solution that will cause our design to be low in power/temperature and high in performance The same type of algorithms work for both cases. One noticeable difference is that in NoC routing we have much more options for design (fixed/adaptive routing , split traffic) because of the routers network. NoC Placement and Routing Eyal Friedman 2008

Summary cnt’d The same P&R algorithm can be applied to various NoC topologies (mesh, fat-tree, torus). Some topologies are better for certain designs than others. Most of the times, when one topology is better in performance, it is worse in power consumption. NoC Placement and Routing Eyal Friedman 2008

Further study Power-state PEs/routers adaptation. A popular power-saving method is powering down PEs on the chip when they are not needed. If a PE is shut-down and other PEs keep sending it packets, ultimately the congestion will cause a deadlock. A design solution has to be found for this issue. Also, if the PE is shut-down, can its router be shut-down too? If so, the routing table needs to adapt to this incident. NoC Placement and Routing Eyal Friedman 2008

Further study cnt’d High-Index routers In regular 2D mesh NoCs, a router usually has 4 directions to forward an incoming packet, using 2 bits for addressing. Adding one more address bit enables the router to forward incoming packets to up to 8 directions. This increases the router's X-bar and complexity, but reduces the number of routers in the NoC by 4. This could also greatly reduce power, because PEs that share the same router do not have to use the routers' links when communicating between themselves. NoC Placement and Routing Eyal Friedman 2008

High-Index router NoC NoC Placement and Routing Eyal Friedman 2008

backup NoC Placement and Routing Eyal Friedman 2008

Torus topology The main problem with the mesh topology is its long diameter that has negative effect on communication latency. Torus topology was proposed to reduce the latency of mesh and keep its simplicity. The only difference between torus and mesh topologies is that the switches on the edges are connected to the switches on the opposite edges through wrap-around channels. NoC Placement and Routing Eyal Friedman 2008

Fat-Tree topology The Fat-Tree is an indirect interconnection network based on a complete binary tree The bandwidth of the Fat-Tree increases as it goes closer to the root. Fat-Tree architecture is suitable for on chip network switching core. Tree-based topologies are useful for exploiting locality of traffic. NoC Placement and Routing Eyal Friedman 2008

Branch-and-Bound Algorithms Branch: An unexpanded node is selected and its next unmapped IP is enumeratively assigned to the remaining unoccupied tiles to generate the corresponding new child nodes. New Routing Tables are generated. Bound: Each of the newly generated child nodes is inspected to see if it is possible to generate the best leaf nodes later. A node can be trimmed away without further expansion if either its cost or its Lower Bound Cost (LBC) is higher than the lowest Upper Bound Cost (UBC) that has been found. NoC Placement and Routing Eyal Friedman 2008

Generic Algorithms A computational analogy of biological adaptive systems. Iterative by design. Generate an initial, random pool of possible solutions (chromosomes), which are evaluated in each iteration (generation) by a fitness function. The fitness function drives towards an optimized solution to the problem. NoC Placement and Routing Eyal Friedman 2008