CSE-221 Digital Logic Design (DLD)

Slides:



Advertisements
Similar presentations
Techniques for Combinational Logic Optimization
Advertisements

Digital Logic Design Gate-Level Minimization
Gate-Level Minimization
K-Map Simplification COE 202 Digital Logic Design Dr. Aiman El-Maleh
Chapter 3 Simplification of Switching Functions. Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
Gate-level Minimization
The Map Method Boolean expressions may be simplified by algebraic means as discussed in Previous lecture However, this procedure of minimization is awkward.
ECE 301 – Digital Electronics Karnaugh Maps (Lecture #7) The slides included herein were taken from the materials accompanying Fundamentals of Logic Design,
ENGIN112 L8: Minimization with Karnaugh Maps September 19, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 8 Minimization with Karnaugh.
Gate-Level Minimization
Gate-Level Minimization. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
08/07/041 CSE-221 Digital Logic Design (DLD) Lecture-8:
1 CS 20 Lecture 14 Karnaugh Maps Professor CK Cheng CSE Dept. UC San Diego.
1 CS 140 Lecture 3 Combinational Logic Professor CK Cheng CSE Dept. UC San Diego.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Introduction Gate-level minimization refers to the design task of finding an optimal gate-level implementation of Boolean functions describing a digital.
CS 151 Digital Systems Design Lecture 8 Minimization with Karnaugh Maps.
Chapter 2: Combinatorial Logic Circuits Illustration Pg. 32 Logic Circuit Diagrams - Circuit Optimization -2,3,4 level maps 48 elements Optimized to 25.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Logic Design CS221 1 st Term K-Map Cairo University Faculty of Computers and Information.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 2.
Gate-Level Minimization Chapter 3. Digital Circuits The Map Method The complexity of the digital logic gates the complexity of the algebraic expression.
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
Chapter 3 Gate-Level Minimization
Combinational Logic Part 2: Karnaugh maps (quick).
Circuit Minimization. It is often uneconomical to realize a logic directly from the first logic expression that pops into your head. Canonical sum and.
Gate-Level Minimization
Gate-level Minimization
D IGITAL L OGIC D ESIGN I G ATE -L EVEL M INIMIZATION.
卡諾圖 卡諾圖是化簡布林表示式的方法。 目的是減少數位系統中邏輯閘數目。 Gate-level minimization.
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
February 2, 2004CS 2311 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are AND, OR and.
Karnaugh Maps (K-Maps)
CS231 Boolean Algebra1 Summary so far So far: – A bunch of Boolean algebra trickery for simplifying expressions and circuits – The algebra guarantees us.
Karnaugh Mapping Digital Electronics. Karnaugh Mapping or K-Mapping This presentation will demonstrate how to Create and label two, three, & four variable.
CS151 Introduction to Digital Design Chapter Map Simplification.
Chapter 3 Special Section Focus on Karnaugh Maps.
Karnaugh Maps (K-Maps)
Karnaugh Map and Circuit Design.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
Karnaugh Maps (K-Map) A K-Map is a graphical representation of a logic function’s truth table.
C.S.Choy39 TERMINOLOGY Minterm –product term containing all input variables of a function in either true or complementary form Maxterm – sum term containing.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 5: Karnaugh Maps.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Chapter 4 OPTIMIZED IMPLEMENTATION OF LOGIC FUNCTIONS.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
Karnaugh Maps The minimization method using Boolean Algebra, apart from being laborious and requiring the remembering all the laws, can lead to solutions.
Fuw-Yi Yang1 數位系統 Digital Systems Department of Computer Science and Information Engineering, Chaoyang University of Technology 朝陽科技大學資工系 Speaker: Fuw-Yi.
Digital Logic & Design Dr. Waseem Ikram Lecture 09.
CE1110: Digital Logic Design Gate Level Minimization Karnaugh Maps (K-Maps)
CHAPTER 3 Simplification of Boolean Functions
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
Dr. Clincy Professor of CS
Karnaugh Maps (K-Maps)
Dr. Clincy Professor of CS
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
ECE 331 – Digital System Design
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
ECB2212-Digital Electronics K-Map
CS Chapter 3 (3A and ) – Part 3 of 5
Chapter 3 Special Section
Karnaugh Map Method By: Asst Lec. Besma Nazar Nadhem
Circuit Simplification and
Computer Architecture
Presentation transcript:

CSE-221 Digital Logic Design (DLD) Lecture-6: Gate-Level Minimization & The Map Method

The Map Method Boolean expressions may be simplified by algebraic means as discussed in Previous lecture However, this procedure of minimization is awkward because it lacks specific rules to predict each succeeding step in the manipulative process. The map method provides a simple straightforward procedure for minimizing Boolean functions. This method may be regarded as a pictorial form of a truth table. The map method is also known as the Karnaugh map or K-map. The map is a diagram made up of squares, with each square representing one minterm of the function. Since any Boolean function can be expressed as a sum of minterms, it follows that a Boolean function is recognized graphically in the map from the area enclosed by those squares whose minterms are included in the function.

Two-Variable Map m1+ m2+m3 =¬xy+x¬y+xy=x+y Fig 6.1 Two-Variable Map Fig 6.2 Representation of Functions in the Map

Three-Variable Map m5+ m7 = x¬yz + xyz = xz(¬y+y) = xz Fig 6.3 Three-Variable Map m5+ m7 = x¬yz + xyz = xz(¬y+y) = xz

Example-1 Simplify the Boolean function Fig 6.4 Map for Example-1: There are cases where two squares in the map are considered to be adjacent even though they do not touch each other. In Fig. 6-3, mo is adjacent to m2 and m4 is adjacent to m6 because the minterms differ by one variable. This can be readily verified algebraically:

Example-2 Simplify the Boolean function Fig 6.5 Map for Example-2: One square represents one minterm, giving a term of three literals. Two adjacent squares represent a term of two literals. Four adjacent squares represent a term of one literal. Eight adjacent squares encompass the entire map and produce a function that is always equal to 1.

Example-3 Simplify the Boolean function Fig 6.6 Map for Example-3:

Example-4 Given the Boolean function (a) express it in sum of minterms (b) and find the minimal sum of products expression. The sum of products expression as originally given has too many terms. It can be simplified as shown in the map to an expression with only two terms: Fig 6.7 Map for Example-3:

Four-Variable Map Fig 6.8 Three-Variable Map The map for Boolean functions of four binary variables is shown in Fig. 6-8. In (a) are lis the 16 minterms and the squares assigned to each. In (b) the map is redrawn to show-the re tionship with the four variables. The rows and columns are numbered in a Gray code sequence with only one digit changing value between two adjacent rows or columns. One square represents one minterm, giving a term of four literals. Two adjacent squares represent a term of three literals. Four adjacent squares represent a term of two literals. Eight adjacent squares represent a term of one literal. Sixteen adjacent squares represent the function equal to 1. Fig 6.8 Three-Variable Map

Example-5 Simplify the Boolean function Fig 6.9 Map for Example-5:

Example-6 Simplify the Boolean function Fig 6.10 Map for Example-6: