ClassiPI A Classifier for next generation Content and Policy based Switches SwitchOn Networks Inc. Sundar Iyer, Ajay Desai, Ajay Tambe, Ajit Shelat.

Slides:



Advertisements
Similar presentations
SHARKFEST '09 | Stanford University | June 15–18, 2009 The Reality of 10G Analysis Presented by: Network Critical Wednesday, June 17 th, :30 pm –
Advertisements

IP Router Architectures. Outline Basic IP Router Functionalities IP Router Architectures.
A Search Memory Substrate for High Throughput and Low Power Packet Processing Sangyeun Cho, Michel Hanna and Rami Melhem Dept. of Computer Science University.
Programming Protocol-Independent Packet Processors
P4: specifying data planes
ENGINEERING WORKSHOP Compute Engineering Workshop P4: specifying data planes Mihai Budiu San Jose, March 11, 2015.
VCRIB: Virtual Cloud Rule Information Base Masoud Moshref, Minlan Yu, Abhishek Sharma, Ramesh Govindan HotCloud 2012.
NetFPGA Project: 4-Port Layer 2/3 Switch Ankur Singla Gene Juknevicius
Forwarding Metamorphosis: Fast Programmable Match-Action Processing in Hardware for SDN Pat Bosshart, Glen Gibb, Hun-Seok Kim, George Varghese, Nick.
A Scalable and Reconfigurable Search Memory Substrate for High Throughput Packet Processing Sangyeun Cho and Rami Melhem Dept. of Computer Science University.
TCOM 509 – Internet Protocols (TCP/IP) Lecture 06_b Subnetting,Supernetting, CIDR IPv6 Instructor: Dr. Li-Chuan Chen Date: 10/06/2003 Based in part upon.
Multi-Layer Switching Layers 1, 2, and 3. Cisco Hierarchical Model Access Layer –Workgroup –Access layer aggregation and L3/L4 services Distribution Layer.
IP Security. Overview In 1994, Internet Architecture Board (IAB) issued a report titled “Security in the Internet Architecture”. This report identified.
Multithreaded FPGA Acceleration of DNA Sequence Mapping Edward Fernandez, Walid Najjar, Stefano Lonardi, Jason Villarreal UC Riverside, Department of Computer.
Chapter 8 Hardware Conventional Computer Hardware Architecture.
10.2 Characteristics of Computer Memory RAM provides random access Most RAM is volatile.
Using Cell Processors for Intrusion Detection through Regular Expression Matching with Speculation Author: C˘at˘alin Radu, C˘at˘alin Leordeanu, Valentin.
Co-Processors and the Role of Specialized Hardware Sundar Iyer, Senior Systems Architect, SwitchOn Networks. May 9, 2000.
EE 122: Router Design Kevin Lai September 25, 2002.
Content Addressable Memories
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
ECE 526 – Network Processing Systems Design
Deep Packet Inspection with Regular Expression Matching Min Chen, Danny Guo {michen, CSE Dept, UC Riverside 03/14/2007.
Design of QoS Router Terrance Lee. Broadband Internet Architecture Intelligent Access Electronic Switch (Intserv or Diffserv) Switching /Routing QoS Security.
Chapter 9 Classification And Forwarding. Outline.
Network-on-Chip: Communication Synthesis Department of Computer Science Texas A&M University.
Chapter 6 Memory and Programmable Logic Devices
Using Programmable Logic to Accelerate DSP Functions 1 Using Programmable Logic to Accelerate DSP Functions “An Overview“ Greg Goslin Digital Signal Processing.
Computer Networks Switching Professor Hui Zhang
Gigabit Routing on a Software-exposed Tiled-Microprocessor
Networking Virtualization Using FPGAs Russell Tessier, Deepak Unnikrishnan, Dong Yin, and Lixin Gao Reconfigurable Computing Group Department of Electrical.
Paper Review Building a Robust Software-based Router Using Network Processors.
Sarang Dharmapurikar With contributions from : Praveen Krishnamurthy,
ECE 526 – Network Processing Systems Design Network Processor Architecture and Scalability Chapter 13,14: D. E. Comer.
Paper Review: XiSystem - A Reconfigurable Processor and System
Applied research laboratory David E. Taylor Users Guide: Fast IP Lookup (FIPL) in the FPX Gigabit Kits Workshop 1/2002.
Sujayyendhiren RS, Kaiqi Xiong and Minseok Kwon Rochester Institute of Technology Motivation Experimental Setup in ProtoGENI Conclusions and Future Work.
Router Architecture Overview
Timothy Whelan Supervisor: Mr Barry Irwin Security and Networks Research Group Department of Computer Science Rhodes University Hardware based packet filtering.
GLOBECOM (Global Communications Conference), 2012
Vladimír Smotlacha CESNET Full Packet Monitoring Sensors: Hardware and Software Challenges.
Hardware Implementation of Fast Forwarding Engine using Standard Memory and Dedicated Circuit Kazuya ZAITSU, Shingo ATA, Ikuo OKA (Osaka City University,
Modular SRAM-based Binary Content-Addressable Memories Ameer M.S. Abdelhadi and Guy G.F. Lemieux Department of Electrical and Computer Engineering University.
Applied Research Laboratory Edward W. Spitznagel 24 October Packet Classification using Extended TCAMs Edward W. Spitznagel, Jonathan S. Turner,
Routing Prefix Caching in Network Processor Design Huan Liu Department of Electrical Engineering Stanford University
Networks and Protocols CE Week 7b. Routing an Overview.
Virtual Machine Queue Driver Development Sambhrama Mundkur Sr. Software Design Engineer Core Networking
XStream: Rapid Generation of Custom Processors for ASIC Designs Binu Mathew * ASIC: Application Specific Integrated Circuit.
StrideBV: Single chip 400G+ packet classification Author: Thilan Ganegedara, Viktor K. Prasanna Publisher: HPSR 2012 Presenter: Chun-Sheng Hsueh Date:
4/19/20021 TCPSplitter: A Reconfigurable Hardware Based TCP Flow Monitor David V. Schuehler.
1 Fast packet classification for two-dimensional conflict-free filters Department of Computer Science and Information Engineering National Cheng Kung University,
Efficient Cache Structures of IP Routers to Provide Policy-Based Services Graduate School of Engineering Osaka City University
IPv6-Oriented 4 OC768 Packet Classification with Deriving-Merging Partition and Field- Variable Encoding Scheme Mr. Xin Zhang Undergrad. in Tsinghua University,
Workpackage 3 New security algorithm design ICS-FORTH Ipswich 19 th December 2007.
High-Speed Policy-Based Packet Forwarding Using Efficient Multi-dimensional Range Matching Lakshman and Stiliadis ACM SIGCOMM 98.
CS 740: Advanced Computer Networks IP Lookup and classification Supplemental material 02/05/2007.
A Programmable Single Chip Digital Signal Processing Engine MAPLD 2005 Paul Chiang, MathStar Inc. Pius Ng, Apache Design Solutions.
Research on TCAM-based OpenFlow Switch Author: Fei Long, Zhigang Sun, Ziwen Zhang, Hui Chen, Longgen Liao Conference: 2012 International Conference on.
OpenFlow MPLS and the Open Source Label Switched Router Department of Computer Science and Information Engineering, National Cheng Kung University, Tainan,
DDRIII BASED GENERAL PURPOSE FIFO ON VIRTEX-6 FPGA ML605 BOARD PART B PRESENTATION STUDENTS: OLEG KORENEV EUGENE REZNIK SUPERVISOR: ROLF HILGENDORF 1 Semester:
Speaker: Utku Özcan ASIC Designer, R&D, Netaş, Turkey Designers: Utku Özcan,ASIC Designer İsmail Hakkı Topçu, Hardware Designer Ömer Aydın, Senior System.
VIRTUAL NETWORK PIPELINE PROCESSOR Design and Implementation Department of Communication System Engineering Presented by: Mark Yufit Rami Siadous.
DRES: Dynamic Range Encoding Scheme for TCAM Coprocessors 2008 YU-ANTL Lab Seminar June 11, 2008 JeongKi Park Advanced Networking Technology Lab. (YU-ANTL)
IP Address Lookup Masoud Sabaei Assistant professor Computer Engineering and Information Technology Department, Amirkabir University of Technology.
By: Yaron Levy Supervisors: Dr. Shlomo Greenberg Mr. Hagai David.
Whirlwind Tour Of Lectures So Far
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Project proposal: Questions to answer
ADSP 21065L.
Design principles for packet parsers
Presentation transcript:

ClassiPI A Classifier for next generation Content and Policy based Switches SwitchOn Networks Inc. Sundar Iyer, Ajay Desai, Ajay Tambe, Ajit Shelat

Agenda Classification Overview Content Co-processor requirements ClassiPI Architecture Conclusion

Packet Processing Model  Extract  Classify  Edit & Actions Extraction Packet Classification Packet Edit & Actions External Memory Extracted Fields & Payload Classification Results Classification Based Lookups 1 2 3

Content Processing - Sequenced Lookups Layer 2 – SMAC, VLAN Learning  Layer 2 – DMAC, VLAN Forwarding  Layer 4 – 5-tuple, ACL Filtering  Layer 3 – DIP Routing DIP 5-tupleMAC

Content Processing – Packet Analysis Layer 7 L2 L3 L4 Source MAC address is authenticated Packet is being sent from marketing network VP Marketing is accessing an external web server Server: yahoo.com identified File Type:.mp3, access to audio file identified File Name: American_Pie.mp3 It’s 7:00 PM. Allow the session? – Yes. URL, Cookies, Content, Application, User-name, …

Packet Processing Performance OC4 8 Content processing is the bottleneck!

Content Co-processor - Motivation Content Processing  Is a memory intensive operation  Involves extraction & classification  Requires sophisticated algorithms to perform u Layer 3 Lookups u Layer 4 ACLs u Layer 7 scanning u Layer 7 RegEx parsing A Content Co-processor requires a new architecture

Content Co-processor – System view Content Co-processor should  Perform all Data plane classification operations  Allow implementation of classification sequences which reflect the packet processing flow on the Network processor  Interface gluelessly with Network Processors  Minimize Network processor bus bandwidth usage  Perform classification related operations such as statistics collection  Allow easy software integration

ClassiPI - Block Diagram Sync SRAM other ClassiPIs System Interface Cascade Interface Results FIFO Control / Sequencer E-RAM Interface Policy Rule Database Parallel Lookup Engine Field Extraction Engine Rule Update Results Key C-RAMStats User Sync SRAM Intermediate Results

ClassiPI Architecture…1 Look-up Operation Descriptor  Defines classification parameters  High level abstraction of a classification operation Operation Descriptor -Field Extraction Spec -Look-up/Search Type Participating Policy Rule Database -Single Match or Multiple Match Generation Packet Data ….. Policy Rule Database Result Gen Look-up Engine Results

Multiple Field Extraction ClassiPI Architecture…2 Field Extraction Engine  Forms the Key using L3, L4, L4+ and User defined  Automatically generates sequence of keys  Variable length, wide keys support Packet Data ….. Header Payload 5-tupleAny header fieldsLong String KeysShort String Keys

Nano- Processor Nano- Processor ClassiPI Architecture…3 Parallel Look-up Engine  Unique, flexible MISD architecture  Array of Nano-processors perform look-ups  Nano-processors have a powerful Policy Rule instruction set  Nano-processors operate on per field basis  Nano-processors and Policy Rule memory can be configured/partitioned to define an Operation Nano- processor Policy Rule Database Partition Nano- Processor Nano- Processor Nano- processor Extracted Key Results

ClassiPI Architecture…4 Per rule statistics collection – Byte count, Packet count, Timestamp Per rule User defined table look-up Rule MemoryStatistics & Associated Data Rule Cell #n Rule Cell #n+1 Rule Cell #z Rule Cell #z+1 …... Data #n Data #n+1 Data #z Data #z+1 …... …. One-to-One Correspondence MATCH action Statistics counter Update return compare

ClassiPI Architecture…5 Conditional look-up sequencing  Fixed Look-up sequence  Look-up result based sequence  N-way branch capability Ethernet MAC forwarding ACL FilteringIP ForwardingURL Parsing QoS

ClassiPI Architecture…6 Instruction Set  Relational/Arithmetic operations on a per field basis u EQ, GT, LT, Ranges, Masking, etc.  Logical operations between results u AND, OR, NOT ….. Header Payload Combination Keys Single Keys Long String KeysShort String Keys Packet Data Operators: Exact Match Bit Mask Ranges Operators: Exact Match Bit Mask Ranges Operators: Exact Match Bit Mask Ranges Operators: Exact Match Bit Mask Ranges Operators: Exact Match Bit Mask Ranges Operators: Exact Match Bit Mask Ranges

ClassiPI Architecture…7 Pattern/String Search  Up to 192 byte patterns  Case insensitive character/string matching  Simultaneous multi-pattern search  Reverse and forward search  RegEx subset search capability Search.*[Gg][Ee][Tt].*[Hh][Tt][Tt][Pp][:][\][\] URL string “GET”“HOST:”Host name“URI:”“.jpeg”“ Search tokens.*[Hh][Oo][Ss][Tt][:] *ALSO* [Uu][Rr][Ii][:] Search [\.][jpeg] Look-up ‘directory 1’ ‘directory 2’ ‘directory 3’ : Look-up ‘host server 1’ ‘host server 2’ ‘host server 3’ :

ClassiPI Architecture…8 Rule Complexity metric  Number of possible operations per rule  CAM rule complexity = 1  TCAM rule complexity = 2  ClassiPI rule complexity > 1024 Additional features  Composite rules  Look-up sequencing

ClassiPI - Overview Specifications  16K Policy rules per ClassiPI  Up to 128K Policy rules in a cascade  L2 through L7 Content processing  On-chip IPv4 header extraction  IPv6 ready  Selectable look-up Key  Up to 192 byte key  6.4 Gbps SSRAM compatible system interface Performance  OC-192 capable Look-up Engine  Designed to match Network Processor system interface requirements

ClassiPI –Vital Statistics …1 Lookup-Engine Performance  Aggregate memory bandwidth 7.25 Tbits/sec to 58 Tbits/sec  Processing power 256 GOPS to 2 TOPS

ClassiPI –Vital Statistics …2 25M transistors  2M bits RAM  2M gates logic 0.18 micron 352 Pin BGA 200 MHz internal clock 100 MHz interface clock Die Layout

ClassiPI - Power Consumption Power reduction mechanisms  Custom low power embedded SRAM  Selectable clock frequency  Hierarchical bus design  Rule utilization based power management Low standby power Maximum 4.5 Watts (estimated)

ClassiPI Architecture Scalability OC-192 performance with enhanced system interface OC-768 performance with silicon technology scaling Flexible architecture Cost, Performance and Power trade-offs

Conclusion ClassiPI architecture provides Functionality Flexibility Performance Scalability essential for Content Processing