PS/2 Mouse/Keyboard Port Lecture L9.4. PS/2 Port.

Slides:



Advertisements
Similar presentations
Instruction: Use mouses left button. Use mouses left button. If mouse buttons dont work, use arrow keys of keyboard for slide show. If mouse buttons dont.
Advertisements

Instruction: Use mouses left button. Use mouses left button. If mouse buttons dont work, use arrow keys of keyboard for slide show. If mouse buttons dont.
VHDL Lecture 1 Megan Peck EECS 443 Spring 08.
Lecture 23: Registers and Counters (2)
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
28/10/2007DSD,USIT,GGSIPU1 Latch & Register Inference.
RS-232 Port Discussion D7.1. Loop feedback RS-232 voltage levels: +5.5 V (logic 0) -5.5 V (logic 1)
EE 316 Computer Engineering Junior Lab Word Mastermind.
EE 316 Computer Engineering Junior Lab PS/2 Keyboard.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
modules--perform I/O “housekeeping” functions use in project: example VHDL package—UP3pack.vhd modules must be “visible” in your path or included.
Other I/O LCD display Flash ROM Keyboard (PS/2) UART connectors.
1 COMP541 Keyboard Interface Montek Singh April 9, 2007.
Counters Discussion D5.3 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.
Lab 2 4-Bit Adder Digilent Spartan 3 Board Lecture L2.3.
CS 140L Lecture 7 Professor CK Cheng 11/12/02. Transformation between Mealy and Moore Machines Algorithm: 1) For each NS, z = S i, j create a state S.
VGA Port Discussion D9.1. Raster Scan Displays Electron beam CRT.
COMP541 Input Devices: Keyboards, Mice and Joysticks
EE 316 Computer Engineering Junior Lab Digital Hangman.
CS 140L Lecture 4 Professor CK Cheng 10/22/02. 1)F-F 2)Shift register 3)Counter (Asynchronous) 4)Counter (Synchronous)
Sequential Circuit Introduction to Counter
1 Keyboard Controller Design By Tamas Kasza Digital System Design 2 (ECE 5572) Summer 2003 Presentation for.
The UNIVERSITY of NORTH CAROLINA at CHAPEL HILL Keyboard Interface Anselmo Lastra.
PS/2 Mouse/Keyboard Port Discussion D7.2. PS/2 Port.
PS2 Keyboard Interface Using Spartan-3 Starter Kit Board
Registers and Counters
1 COMP541 Input Devices: Keyboards, Mice and Joysticks Montek Singh Apr 16, 2012.
A PS/2 mouse is shown above with the cover removed. The ball (upper right) rolls two plastic X and Y axles with a slotted wheel at one end. The slotted.
Adult Literacy Center Created by Andrea L. Lawrence MS. The Computer.
EE4OI4 Engineering Design UP1core Library Functions.
Shift Registers pp Shift Registers Capability to shift bits ♦ In one or both directions Why? ♦ Part of standard CPU instruction set ♦ Cheap.
Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.
HOMEWORK #3 CMPE415 SPRING 2015 TA BRIAN W. STEVENS.
CS 352 : Computer Organization and Design University of Wisconsin-Eau Claire Dan Ernst Latches & Flip-Flops.
1 COMP541 Input Devices: Keyboards, Mice and Joysticks Montek Singh Apr 6, 2015.
PS/2 Mouse/Keyboard Port
The Spartan®-3E FPGA Starter Kit board. A computer mouse is designed mainly to detect two-dimensional motion on a surface. Its internal circuit measures.
D Flip Flop. Also called: Delay FF Data FF D-type Latches ‘Delayed 1 Clock Pulse’
REGISTER TRANSFER LANGUAGE (RTL) INTRODUCTION TO REGISTER Registers1.
Table 5.1 The UP3core Functions. UP3core NameDescription LCD_Display Displays ASCII Characters and Hex Data on the UP3’s LCD Panel Deboune Pushbutton Debounce.
Counters and registers Eng.Maha Alqubali. Registers Registers are groups of flip-flops, where each flip- flop is capable of storing one bit of information.
Registers and Counters Discussion D8.1. Logic Design Fundamentals - 3 Registers Counters Shift Registers.
Module 8 Tutorial  An 8086 system is used for controlling the speed of a motor. The motor can operate at 5 different speeds (1- 5).  The speed.
Serial I/O Port.
COMP541 Input Devices: Keyboards, Mice and Joysticks
Source: Serial Port Source:
Maj Jeffrey Falkinburg Room 2E46E
Part IV: VHDL CODING.
Sequential Circuit: Counter
ECE 4110–5110 Digital System Design
COMP541 Input Devices: Keyboards, Mice and Joysticks
ECE 4110–5110 Digital System Design
INTRODUCTION Overview of Shift Registers
Latches, Flip-Flops and Registers
D Flip-Flop.
Source: Serial Port Source:
ECE 3130 – Digital Electronics and Design
EE4OI4 Engineering Design
COMPUTER PERIPHERALS AND INTERFACES
A register design with parallel load input
Source: Serial Port Source:
14 Digital Systems.
RS-232 Port Discussion D12.1.
Registers Today we’ll see some common sequential devices: counters and registers. They’re good examples of sequential analysis and design. They are also.
Design of Networks for Arithmetic Operation
ECE 352 Digital System Fundamentals
VGA Port CSE 678.
CS 140L Lecture 8 Professor CK Cheng 11/19/02.
(Sequential-Circuit Building Blocks)
Interfacing keyboard with FPGA
Presentation transcript:

PS/2 Mouse/Keyboard Port Lecture L9.4

PS/2 Port

PS/2 Port Timing

Keyboard

Make and Break Codes Keyboard Scan Codes – Set 2

Scan code = 15h (Q) PS/2 Port Timing ~25 KhZ clock

--Flip Flops used to condition signals coming from PS2-- Process (pclk, clr, KC, KD) begin if(clr = '1') then DFF1 <= '0'; DFF2 <= '0'; KDI <= '0'; KCI <= '0'; else if (pclk = '1' and pclk'Event) then DFF1 <= KD; KDI <= DFF1; DFF2 <= KC; KCI <= DFF2; end if; end process; Filter clock and data signals from PS/2 port pclk KD DFF1 KDI pclk KC DFF2 KCI pclk <= clkdiv(3); MHz0.32 us period

--Shift Registers used to clock in scan codes from PS2-- Process(KDI, KCI, RST) begin if (RST = '1') then ShiftRegSig1 <= " "; ShiftRegSig2 <= " "; else if (KCI = '0' and KCI'Event) then ShiftRegSig1(10 downto 0) <= KDI & ShiftRegSig1(10 downto 1); ShiftRegSig2(10 downto 1) <= ShiftRegSig1(0) & ShiftRegSig2(10 downto 2); end if; end process; ShiftRegSig1 ShiftRegSig2 KDI D7D6D5D4D3D2D1D0P1 0 D7D6D5D4D3D2D1D0P1

--Wait Register process(ShiftRegSig1, ShiftRegSig2, RST, KCI) begin if(RST = '1')then WaitReg <= " "; else if(KCI'event and KCI = '1' and ShiftRegSig2(8 downto 1) = " ")then WaitReg <= ShiftRegSig1(8 downto 1); end if; end Process; F0

Host-to-Device Communication

1) Bring the Clock line low for at least 100 microseconds. 2) Bring the Data line low. 3) Release the Clock line. 4) Wait for the device to bring the Clock line low. 5) Set/reset the Data line to send the first data bit 6) Wait for the device to bring Clock high. 7) Wait for the device to bring Clock low. 8) Repeat steps 5-7 for the other seven data bits and the parity bit 9) Release the Data line. 10) Wait for the device to bring Data low. 11) Wait for the device to bring Clock low. 12) Wait for the device to release Data and Clock Host-to-Device Communication

Mouse Speed of mouse pressing left & right button sign overflow