Presentation is loading. Please wait.

Presentation is loading. Please wait.

Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look.

Published bySilas Butler Modified over 8 years ago

Similar presentations

Presentation on theme: "Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look."— Presentation transcript:

1 Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look up table at the same time. 6ns delay

2 How to solve it? Signal going to the A,B port Signal going to the D,E port A,B D,E 1 A,B D,E 2 A,B D,E 3 6ns

3 Input flip-flop 371MHz (now 350) signal D flip-flop signal Mode 7 counter Decoder Multiplexer data D flip-flop w/ enable 12-16 Decoder 96-128 Multiplexer 96-128 DFFE

4 DFF1 Last page DFF2 LV1 LUT LV3 LUT LV2 LUT LV4 LUT LV5 LUT DFF Output Flip- flop 53MHz

5 Some Estimate The delay from input to output is about (9x18.86=169.74)+?? ns. The worst case, each channel from input to LUT part cost about 25 logic elements. Memory space only need 2048 bits.

Download ppt "Why we need adjustable delay? The v1495 mezzanine card (A395A) have a signal transmission time about 6ns. But we need all the signals go into the look."

Similar presentations

©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.

©2004 Brooks/Cole FIGURES FOR CHAPTER 12 REGISTERS AND COUNTERS Click the mouse to move to the next page. Use the ESC key to exit this chapter. This chapter.
1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.

1 The 2-to-4 decoder is a block which decodes the 2-bit binary inputs and produces four output All but one outputs are zero One output corresponding to.
Counters Discussion D8.3.

Counters Discussion D8.3.
CDA 3100 Recitation Week 11.

CDA 3100 Recitation Week 11.
Decoders/DeMUXs CS370 – Spring 2003. Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.

Decoders/DeMUXs CS370 – Spring Decoder: single data input, n control inputs, 2 outputs control inputs (called select S) represent Binary index of.
Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.

Registers and Counters. Register Register is built with gates, but has memory. The only type of flip-flop required in this class – the D flip-flop – Has.
Digital Logic Circuits (Part 2) Computer Architecture Computer Architecture.

Digital Logic Circuits (Part 2) Computer Architecture Computer Architecture.
1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.

1 Sequential Circuits Dr. Pang. 2 Outline Introduction to sequential circuits Basic latch Gated SR latch and gated D latch D flip-flop, T flip-flop, JK.
CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.

CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Sequential Circuits.
2-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL 62901 Fundamentals of Digital.

2-1 ECE 424 Design of Microprocessor-Based Systems Haibo Wang ECE Department Southern Illinois University Carbondale, IL Fundamentals of Digital.
CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.

CSE 140L Lecture 4 Flip-Flops, Shifters and Counters Professor CK Cheng CSE Dept. UC San Diego.
1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.

1 Simple FPGA David, Ronald and Sudha Advisor: Dave Parent 12/05/2005.
4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.

4-bit Grey Code Converter with Counter Lincoln Chin Dat Tran Thao Nguyen Tien Huynh.
Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.

Chapter 3 Continued Logic Gates Logic Chips Combinational Logic Timing Sequential Logic Flip Flops Registers Memory State Machines.
EECS 40 Spring 2003 Lecture 12S. Ross and W. G. OldhamCopyright Regents of the University of California More Digital Logic Gate delay and signal propagation.

EECS 40 Spring 2003 Lecture 12S. Ross and W. G. OldhamCopyright Regents of the University of California More Digital Logic Gate delay and signal propagation.
FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.

FUNCTIONAL OVERVIEW Design a synchronous 4-bit up and down counter Operates at 25MHz on the positive edge of the clock Designed to drive a 10pF capacitive.
A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.

A clocked synchronous state-machine changes state only when a triggering edge or “tick” occurs on the clock signal. ReturnNext  “State-machine”: is a.
Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.

Unit 12 Registers and Counters Ku-Yaw Chang Assistant Professor, Department of Computer Science and Information Engineering Da-Yeh.
Asynchronous Counters

Asynchronous Counters
Digital Systems I EEC 180A Lecture 15 Bevan M. Baas Tuesday, November 20, 2007.

Digital Systems I EEC 180A Lecture 15 Bevan M. Baas Tuesday, November 20, 2007.

Similar presentations

Ads by Google