Carbon Nanotube Electronics

Slides:



Advertisements
Similar presentations
Conclusions Future work Methods Background Introduction Lily Stanley, Juan Du, and Xuan Gao Department of Physics, Case Western Reserve University Nanowire.
Advertisements

Electrical Properties of Defects in Carbon Nanotubes Brett Goldsmith UC Irvine Department of Physics and Astronomy Collins Group.
Controlled production and electrical characterization of defects in carbon nanotubes Brett Goldsmith Collins Group Department of Physics and Astronomy.
Anodic Aluminum Oxide.
Signatures of Chemical Defects in Carbon Nanotube Electronic Devices Brett Goldsmith Collins Lab Department of Physics and Astronomy.
Carbon nanotube field effect transistors (CNT-FETs) have displayed exceptional electrical properties superior to the traditional MOSFET. Most of these.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #6.
High-K Dielectrics The Future of Silicon Transistors
Charge-Based Biosensor Using Carbon Nanotube Transistors Array Presenter: Jui-Ping Chiang.
Passivation of Carbon Nanotube Chips for Biosensing Applications By: Vince Nguyen Faculty Mentor: Dr. Phillip Collins Lab Mentor: Dr. Jaan Mannik IMSURE.
Colin Mann, Physics Professor Philip Collins ABSTRACT The use of carbon nanotube field-effect transistors (CNTFETs) as chemical or biological sensors is.
Investigation of Multi-Layer Actuation Carlos R. Jimenez. California State Polytechnic University, Pomona. Electrical Engineering, Fall 2006 Faculty Mentor:
Strain-Based Resistance of Single-Walled Carbon Nanotubes Abstract The goal of this project is to fabricate devices to test the strain-based change in.
Interconnect Focus Center e¯e¯ e¯e¯ e¯e¯ e¯e¯ SEMICONDUCTOR SUPPLIERS Goal: Fabricate and perform electrical tests on various interconnected networks of.
Design and Implementation of VLSI Systems (EN1600) lecture04 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Sedra/Prentice.
Thin film deposition techniques II. Chemical Vapor deposition (CVD)
Diodes Properties of SWNT Networks Bryan Hicks. Diodes and Transistors An ever increasing number in an ever decreasing area.
1 Synthesis of Carbon nanotubes by Chemical Vapor Deposition Amit Khosla Mechanical Engineering University of Colorado Advisor: Prof. Roop. L. Mahajan.
Properties of Suspended ZnO Nanowire Field-Effect Transistor
Fig 10: I-V characteristics of Au/PDNC/Al/Au junction. This shows that the molecule has rectification towards the positive bias. Current (A) M I A M I.
Mutagenesis and Overexpression of DNase for Single Molecule Studies Denise Der IM-SURE Program 2007 Mentor: Professor Philip Collins Collaborator: Professor.
SOIMUMPs Process Flow Keith Miller Foundry Process Engineer.
The Deposition Process

Thin Film Deposition Prof. Dr. Ir. Djoko Hartanto MSc
Device Fabrication Example
Brett Goldsmith, Alexander Kane, Vaikunth Khalap, John Coroneus, Gregory Weiss, Phil Collins Department of Physics and Astronomy University of California.
Single-biomolecule Circuits With Carbon Nanotube Wiring Brett Goldsmith Collins Lab Department of Physics and Astronomy John Coroneus and Greg Weiss Department.
McGill Nanotools Microfabrication Processes
1 Research Progress of Prof. Dai David Ji Mar
Tutorial 8 Derek Wright Wednesday, March 9 th, 2005.
The wondrous world of carbon nanotubes Final Presentation IFP 2 February 26, 2003.
Synthesis of CNTs by HiPco and LASER Ablation
Highly Ordered Nano-Structured Templates: Enabling New Devices, Sensors, and Transducers Student:Gilad A. Kusne (1st Year PhD) Professors:D. N. Lambeth.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Techniques for Synthesis of Nano-materials
Layer-by-Layer Assembly of Gold Nanoparticles into Monolayers Daniel Witter Chemical Engineering U of A.
Presented By: RENJITHKUMAR TKMCE KOLLAM. INTRODUCTION Electronics with out silicon is unbelievable, but it will come true with evolution of diamond or.
EE235 Presentation I CNT Force Sensor Ting-Ta YEN Feb Y. Takei, K. Matsumoto, I. Shimoyama “Force Sensor Using Carbon Nanotubes Directly Synthesized.
Reminders Quiz#2 and meet Alissa and Mine on Wednesday –Quiz covers Bonding, 0-D, 1-D, 2-D, Lab #2 –Multiple choice, short answer, long answer (graphical.
POSTER TEMPLATE BY: Fabrication of Nanobiosensors Tom Fitzgerald, Nathan Howell, Brian Maloney Oregon State University, Department.
Top Down Manufacturing
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
CORPORATE INSTITUTE OF SCIENCE & TECHNOLOGY, BHOPAL DEPARTMENT OF ELECTRONICS & COMMUNICATIONS NMOS FABRICATION PROCESS - PROF. RAKESH K. JHA.
Motivation There has been increasing interest in the fabrication and characterization of 1D magnetic nanostructures because of their potential applications.
Substitute beer and pizza?. Basic Silicon Solar Cell as fabricated in Cameron With Schematic.
 Refers to techniques for fabrication of 3D structures on the micrometer scale  Most methods use silicon as substrate material  Some of process involved.
Special Focus: Carbon Nanostructures
Thin Film Deposition. Types of Thin Films Used in Semiconductor Processing Thermal Oxides Dielectric Layers Epitaxial Layers Polycrystalline Silicon Metal.
2-D Nanostructure Synthesis (Making THIN FILMS!)
THREE ATOMS THICK SEMICONDUCTING FILM How It’s Made “Using a technique called metal organic chemical vapor deposition. Already used widely in industry,
Molecular and Electronic Devices Based on Novel One-Dimensional Nanopore Arrays NSF NIRT Grant# PIs: Zhi Chen 1, Bruce J. Hinds 1, Vijay Singh.
Carbon Nanotubes.
Carbon Nanotubes and Its Devices and Applications
Mar 24 th, 2016 Inorganic Material Chemistry. Gas phase physical deposition 1.Sputtering deposition 2.Evaporation 3.Plasma deposition.
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
CMOS Fabrication CMOS transistors are fabricated on silicon wafer
Metal-Free Carbon-Based Nanomaterial Coatings Protect Silicon Photoanodes in Solar Water-Splitting NSF-MRSEC DMR Mark Hersam, and Lincoln Lauhon,
Materials and Devices for Neural Systems and Interfaces
Self Rolled-Up Membrane Technology (S-RuM)
VLSI System Design LEC3.1 CMOS FABRICATION REVIEW
Chemical Vapour Deposition (CVD)
Top-down and Bottom-up Processes
Memscap - A publicly traded MEMS company
Length-Dependent Dielectric Polarization in Metallic
Self Rolled-Up Membrane Technology (S-RuM)
Photolithography.
2. SEM images of different SiNW structures 3.Results and discussion
Presentation transcript:

Carbon Nanotube Electronics Presented By: Yu-Jin Chen Mentor: Professor Philip Collins IM-SURE 2007

My Work: COMSOL model of a CNT device Tested two methods of depositing SiO2: Electron beam evaporation (E-Beam) Plasma-enhanced chemical vapor deposition (PECVD; BMR) Also tested etching metal dots from the surface of a chip (with and without oxide)

Carbon Nanotubes A carbon nanotube can be modeled as a hexagonal lattice (graphene) “rolled up” into a cylinder. The nanotubes we work with are single-walled and typically 1 nm in diameter.

Motivation sensitive to gases modified for biosensing The Collins Group researches carbon nanotubes because there are potential applications for biosensors, sensing dangerous gases, studying proteins, etc.

Nanotube Devices The carbon nanotubes are grown on silicon wafers by chemical vapor deposition (CVD). Lithographically-deposited electrodes allow us to measure nanotube wires and transistors.

CNT Devices: Typical Device Sizes ~10 um ~150 um ~1 um

Nanotubes with Defects Defects can be added to a nanotube and the defects can be chemically modified. Defects are important because they are very sensitive to changes in the environment.

The Big Picture First, we have a device with a metal dot deposited on the nanotube sidewall. Next, we deposit oxide on this device. Finally, we etch the metal dot, and are left with a nanotube device that has an isolated defect. The ultimate goal is to develop a working recipe for making oxide-covered nanotube devices that take advantage of the sites of defects.

COMSOL The model consists of a silicon substrate, a silicon oxide layer, two titanium electrodes and 105 cylindrical segments that represent the nanotube.

E-Beam Evaporator This uses an electron beam to evaporate materials (silicon oxide in our case). The resulting gas then expands from the crucible and hits the sample mounted at the top of the machine. This method is very controllable, capable of depositing a film 1 Angstrom thick.

BMR PECVD The BMR PECVD system flows gases into a chamber containing our sample. Then, a plasma is created, which causes the other gases to react, forming oxide. The oxide then sticks to the surface of the sample. This method creates a very uniform and dense film.

Comparing Oxides Initial tests showed that the BMR film was much better in quality compared to the E-Beam film.

Nanotube Test Results The results show that the nanotubes survive the electron beam evaporator but not the plasma CVD.

Metal Etch We use samples in which gold dots have been placed on the surface so that we can test our ability to etch metal dots from under oxide.

Metal Etch Results The sample on the left has oxide deposited on it. The sample on the right has been etched in aqua regia.

Images

Problems with Etching The image on the left shows a sample before it was etched. The right image shows the sample after it was etched. In both cases, this was a bare surface with gold dots.

Breaking the Monolayer We discovered that the monolayer surrounding the particles protected them from etching. After consulting the literature and other groups, we tried exposing the samples to UV as well as different etching solutions to solve this problem. However, we have not had success. λ= 365 nm Au

Summary What we can do: Future work: Deposition of metal dots on defects Controlled deposit of very thin oxide films Etch very large metal dots from under oxide Future work: Adding more to the COMSOL model More tests to etch away metal nano-dots Characterizing the oxide films deposited by e-beam evaporation

Special Thanks Collins Group: Professor Phil Collins Alex Kane Bucky Khalap Brett Goldsmith John Coroneus* Danny Wan Steve Hunt Tatyana Sheps Phil Haralson Images courtesy of the Collins Group and the INRF website. INRF: David Crosley Vu Phan IM-SURE: Said Shokair The NSF and UROP

Questions?

Electronic Properties Carbon nanotubes act as one-dimensional wires. They can be either metallic or semiconducting depending on the chirality of the tube, the “twist” of the hexagonal lattice.

Chirality The chiral vector for a (2,4) nanotube (left) and an unrolled (5,0) nanotube with one unit cell highlighted in red.

Gate Electrode The gate electrode is capacitively coupled to the nanotube, so it is able to increase or decrease the number of charge carriers in a semiconducting tube.

Goals The ultimate goal is to develop a working recipe for making oxide-covered nanotube devices that take advantage of the sites of defects.