A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.

Slides:



Advertisements
Similar presentations
Nios Multi Processor Ethernet Embedded Platform Final Presentation
Advertisements

Bus Specification Embedded Systems Design and Implementation Witawas Srisa-an.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
Microcontroller – PIC – 4 PIC types PIC architecture
Avalon Switch Fabric. 2 Proprietary interconnect specification used with Nios II Principal design goals – Low resource utilization for bus logic – Simplicity.
Nios implementation in CCD Camera for "Pi of the Sky" experiment Photonics and Web Engineering Research Group Institute of Electronics Systems Warsaw University.
ESODAC Study for a new ESO Detector Array Controller.
TigerSHARC and Blackfin Different Applications. Introduction Quick overview of TigerSHARC Quick overview of Blackfin low power processor Case Study: Blackfin.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Input-output and Communication Prof. Sin-Min Lee Department of Computer Science.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Microprocessor or Microcontroller Not just a case of “you say tomarto and I say tomayto” M. Smith, ECE University of Calgary, Canada.
Connecting AreaDetector to GDA John Hammonds Software Services Group Advanced Photon Source The submitted manuscript has been created by UChicago Argonne,
Micro-controller or embedded controller
ECE Department: University of Massachusetts, Amherst Lab 1: Introduction to NIOS II Hardware Development.
1 ECE 263 Embedded System Design Lessons 2, 3 68HC12 Hardware Overview, Subsystems, and memory System.
Lecture 7 Lecture 7: Hardware/Software Systems on the XUP Board ECE 412: Microcomputer Laboratory.
EtherCAT Driver for Remote I/O James Rowland, Ronaldo Mercado and Nick Rees.
Argonne National Laboratory is managed by The University of Chicago for the U.S. Department of Energy P0 Feedback Project: Merging EPICS with FPGA’s Nicholas.
NS Training Hardware. System Controller Module.
Hardware Overview Net+ARM – Well Suited for Embedded Ethernet
Camera Interfacing using ARM7
INTRODUCTION TO MICROCONTROLLER. What is a Microcontroller A microcontroller is a complete microprocessor system, consisting of microprocessor, limited.
Department of Electronic & Electrical Engineering Embedded system Aims: Introduction to: Hardware. Software Ideas for projects ? Robotics/Control/Sensors.
Lecture 5. AT91 - Memory Map, Timers, and AIC -
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Ross Brennan On the Introduction of Reconfigurable Hardware into Computer Architecture Education Ross Brennan
Research Summary and Schedule m Yumiko Kimezawa August 1, 20121RPS.
APS BPM and power supply applications on micro-IOCs W. Eric Norum
LPC2148 Programming Using BLUEBOARD
Author Wayne M. Koski EVLA Monitor & Control Software PDR May 14 & 15, EVLA Monitor and Control Module Interface Board (MIB) Design.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
PS - 87C51Mx2 - SLS-1 Philips Semiconductors 87C51Mx2 Microcontroller.
2006 Chapter-1 L3: "Embedded Systems - Architecture, Programming and Design", Raj Kamal, Publs.: McGraw-Hill, Inc. 1 Hardware Elements in the Embedded.
Lab 1 Department of Computer Science and Information Engineering National Taiwan University Lab1 - Sensor 2014/9/23/ 13 1.
Update on FPGA/IOC applications and RTEMS developments at the APS W. Eric Norum
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
NS7520.
Ethernet Based Embedded IOC for FEL Control Systems J. Yan, D. Sexton, Al Grippo, W. Moore, and K. Jordan ICALEPCS 2007 October 19, 2007 Knoxville Convention.
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
Designing with Components Wilmer Arellano. How to chose a Microcontroller Choose one that you are familiar with or that is easy to learn.
NIOS II Ethernet Communication Final Presentation
Author Wayne M. Koski EVLA Monitor & Control Hardware PDR March 13, EVLA Monitor and Control Module Interface Board (MIB) Design.
Experience Running Embedded EPICS on NI CompactRIO Eric Björklund Dolores Baros Scott Baily.
25 April 2000 SEESCOASEESCOA STWW - Programma Evaluation of on-chip debugging techniques Deliverable D5.1 Michiel Ronsse.
Microcontroller System Design Introduction- 1  Seattle Pacific University Take a microprocessor/ microcontroller chip How to Succeed in Life – The micro.
ATtiny23131 A SEMINAR ON AVR MICROCONTROLLER ATtiny2313.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
EPICS EPICS Collaboration Meeting Argonne June 2006 Transient Recording with a uDIMM EPICS Collaboration Meeting: Embedded Controllers Argonne, June 15.
Fast Fault Finder A Machine Protection Component.
Sep. 17, 2002BESIII Review Meeting BESIII DAQ System BESIII Review Meeting IHEP · Beijing · China Sep , 2002.
Lab 2.
Additional Hardware Optimization m Yumiko Kimezawa October 25, 20121RPS.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
Inside the dsPIC33FJ256GP710. Let’s call it a dsPIC33 PIC uC series made by Microchip Compiler, simulator, other goodies are free Programmable in C Can.
© 2008, Renesas Technology America, Inc., All Rights Reserved 1 Course Introduction Purpose  This course provides an introduction to the peripheral functions.
Eric Glover Steve Andre Shaun Greene Russell Willmot.
January 8, 2001 SPC Tutorial 1 Washington WASHINGTON UNIVERSITY IN ST LOUIS Agenda 9:00 SPC Hardware -- John DeHart 9:45 SPC Software -- John DeHart 10:30.
Memory Organisation & Modes of Operations By: Prof. Mahendra B. Salunke Asst. Prof., Department of Computer Engg, SITS, Pune-41
A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department.
CEng3361/18 CENG 336 INT. TO EMBEDDED SYSTEMS DEVELOPMENT Spring 2007 Recitation 01.
Memory Mapped IO (and the CerfBoard). The problem How many IO pins are available on the 8051? What if you are using interrupts, serial, etc…? We want.
Nios II Processor: Memory Organization and Access
Lab 1: Using NIOS II processor for code execution on FPGA
Computer System Laboratory
Implementation of Embedded OS
UNIT – Microcontroller.
Subject Name: Microcontroller Subject Code: 10ES42
Avalon Switch Fabric.
Presentation transcript:

A U.S. Department of Energy Office of Science Laboratory Operated by The University of Chicago Argonne National Laboratory Office of Science U.S. Department of Energy Embedded EPICS The uCDIMM ColdFire W. Eric Norum The submitted manuscript has been created by the University of Chicago as Operator of Argonne National Laboratory (“Argonne”) under Contract No. W ENG-38 with the U.S. Department of Energy. The U.S. Government retains for itself, and others acting on its behalf, a paid-up, nonexclusive, irrevocable worldwide license in said article to reproduce, prepare derivative works, distribute copies to the public, and perform publicly and display publicly, by or on behalf of the Government.

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 2 Arcturus uCDIMM ColdFire 5282 module Motorola/FreeScale ColdFire 5282 processor (64 MHz) 16 Megabyte SDRAM (32-bit data path) 4 Megabyte flash memory (RTEMS/EPICS/IOC) 1/2 Megabyte on-chip flash (bootstrap) SO-DIMM form factor ~$200 (U.S.) in small quantities, $120 each for 500.

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 3 Arcturus uCDIMM ColdFire 5282 module 10/100 Mb/s Ethernet (10/100 BaseT) 3 serial ports (2 RS-232, 1 LVTTL) I 2 C and SPI CAN support 8-channel, 10-bit ADC A24/D16 external bus 5 interrupt request lines 16 general-purpose I/O lines

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 4 Arcturus uCDIMM ColdFire 5282 module ~10% faster than 25 MHz MVME-167 for integer operations Much slower for floating-point operations –No floating-point instructions Fast Ethernet Controller scatter/gather Direct-Memory Access Queued ADC and SPI hardware –Can perform repetitive I/O with no processor overhead

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 5 EPICS device support Ethernet and serial ASYN drivers I 2 C ASYN driver -Tested with MAX1619 temperature monitor -Easy to add support for additional devices (GPIB-style) QADC device support for analog-in record -Scanning (“voltmeter”) operation Watchdog timer device support for binary-out record -Hardware reset on failure to process record in 5 second interval Flash memory programming device support -Remote updates of application using standard EPICS tools devLib support -‘VME’ devices implemented in Altera FPGA (Avalon)

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 6 Altera Avalon Bus Altera “System on a programmable chip” technology Appears to designer as multiple master/slave bus Masters can be active simultaneously (to different slaves) Example Master devices -NIOS processor (on-chip) -PCI bridge Example Slave devices -On-chip memory -Off-chip SDRAM -UART -Ethernet -LCD

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 7 uCDIMM ColdFire 5282 Bridge Separate ColdFire/Avalon clock domains 25-bit Avalon address space (16-bit data bus to ColdFire) to 0FFFFF appear as VME A24/D16 space devRegisterAddress(name, atVMEA24, … to 1FFFFD appear as VME A32/D32 space devRegisterAddress(name, atVMEA32, … -1F0000 to 1FFFFD also appear as VME A16/D16 space devRegisterAddress(name, atVMEA16, … Full Avalon interrupt support -Avalon interrupts 0 to 63 map to VME interrupts 192 to 255 devConnectInterruptVME(192, … Very low resource usage (49 ALUTs, 31 registers) Serial port monitor -Force system reboot on console ^X-^Y-^Z reception

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 8 Ongoing development APS event receiver -EPICS driver identical to vxWorks/VME version -Complete event receiver is single Avalon module - Click/drop ColdFire Bridge and Event Receiver - Assign pins – Compile – Download – Done! -Use external receiver or FPGA TAXI implementation -Preliminary testing complete BPM data acquisition and signal processing

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 9 Example ColdFire/FPGA system

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 10 uCDIMM application – SR BPM Prototype

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 11 uCDIMM application – SR BPM Prototype

Embedded EPICS – Arcturus uCDIMM ColdFire 5282 Pioneering Science and Technology Office of Science U.S. Department of Energy 12 uCDIMM application – SR BPM Prototype