Computer Systems Organization

Slides:



Advertisements
Similar presentations
Computing Systems Organization
Advertisements

Chapter 2: Data Manipulation
Chapter 5 Computing Components. 2 Chapter Goals Read an ad for a computer and understand the jargon List the components and their function in a von Neumann.
Khaled A. Al-Utaibi  Computers are Every Where  What is Computer Engineering?  Design Levels  Computer Engineering Fields  What.
© Paradigm Publishing, Inc. 2-1 Chapter 2 Input and Processing Chapter 2 Input and Processing.
Chapter 5 Computing Components Nell Dale John Lewis.
Room: E-3-31 Phone: Dr Masri Ayob TK 2123 COMPUTER ORGANISATION & ARCHITECTURE Lecture 5: CPU and Memory.
Copyright © 2008 Pearson Education, Inc. Publishing as Pearson Addison-Wesley Starting Out with Programming Logic & Design First Edition by Tony Gaddis.
TK 2123 COMPUTER ORGANISATION & ARCHITECTURE
Computer Systems Organization Chapter 2 Some slides © 2006 Pearson Education Inc, all rights reserved.
University College Cork IRELAND Hardware Concepts An understanding of computer hardware is a vital prerequisite for the study of operating systems.
Informationsteknologi Friday, October 19, 2007Computer Architecture I - Class 61 Today’s class Floating point numbers Computer systems organization.
Chapter 5 Computing Components. 2 Chapter Goals Read an ad for a computer and understand the jargon List the components and their function in a von Neumann.
Organization of a Simple Computer. Computer Systems Organization  The CPU (Central Processing Unit) is the “brain” of the computer. Fetches instructions.
5.1 Chaper 4 Central Processing Unit Foundations of Computer Science  Cengage Learning.
1 Input/Output. 2 Principles of I/O Hardware Some typical device, network, and data base rates.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
Chapter 2 - Computer Organization CPU organization –Basic Elements and Principles –Parallelism Memory –Storage Hierarchy I/O –Fast survey of devices Character.
Part 4. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved Three ways of.
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
Part 2. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved A five-level memory.
HARDWARE: CPU & STORAGE How to Buy a Multimedia Computer System.
Computer Architecture
Chapter 1 Basic Structure of Computers. Chapter Outline computer types, structure, and operation instructions and programs numbers, arithmetic operations,
8-1 Chapter 8 - Buses and Peripherals Computer Architecture and Organization by M. Murdocca and V. Heuring © 2007 M. Murdocca and V. Heuring Computer Architecture.
Sistem Operasi IKH311 Masukan Luaran (Input/Output)
4 Linking the Components. © 2005 Pearson Addison-Wesley. All rights reserved Figure 4.1 This chapter focuses on how the hardware layer components are.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
Computers Are Your Future Eleventh Edition Chapter 2: Inside the System Unit Copyright © 2011 Pearson Education, Inc. Publishing as Prentice Hall1.
© Paradigm Publishing Inc. 2-1 Chapter 2 Input and Processing.
A Simple Computer consists of a Processor (CPU-Central Processing Unit), Memory, and I/O Memory Input Output Arithmetic Logic Unit Control Unit I/O Processor.
Chapter 5 Computing Components Nell Dale John Lewis.
Organization of a Simple Computer The organization of a simple computer with one CPU and two I/O devices.
5-1 Computer Components Consider the following ad.
© Jalal Kawash 2010 Introduction Peeking into Computer Science 1.
Part 1.  Intel x86/Pentium family  32-bit CISC processor  SUN SPARC and UltraSPARC  32- and 64-bit RISC processors  Java  C  C++  Java  Why Java?
CS Computer Architecture Section 600 Dr. Angela Guercio Fall 2010.
Chapter 5 Computing Components. 5-2 Chapter Goals List the components and their function in a von Neumann machine Describe the fetch-decode-execute cycle.
© 2005 Pearson Addison-Wesley. All rights reserved Figure 2.1 This chapter focuses on key hardware layer components.
General Concepts of Computer Organization Overview of Microcomputer.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
EEE440 Computer Architecture
Chapter 5 Computer Organization. Distinguish between the three components of a computer hardware. List the functionality of each component. Understand.
ECEG-3202 Computer Architecture and Organization Chapter 3 Top Level View of Computer Function and Interconnection.
CSCI-100 Introduction to Computing Hardware Part I.
Computer Hardware A computer is made of internal components Central Processor Unit Internal External and external components.
ITEC 502 컴퓨터 시스템 및 실습 Chapter 9-2: Disk Scheduling Mi-Jung Choi DPNM Lab. Dept. of CSE, POSTECH.
CS 1308 Computer Literacy and the Internet. Objectives In this chapter, you will learn about:  The components of a computer system  Putting all the.
Computer performance issues* Pipelines, Parallelism. Process and Threads.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Feb/18/2014 Mazen Alzyoud Early Term Exam Review.
Chapter 2 Data Manipulation © 2007 Pearson Addison-Wesley. All rights reserved.
Digital Computer Concept and Practice Copyright ©2012 by Jaejin Lee Control Unit.
Main Memory Main memory – –a collection of storage locations, –each with a unique identifier called the address. Word- –Data are transferred to and from.
Introduction to Information Technology, 2 nd Edition Turban, Rainer & Potter © 2003 John Wiley & Sons, Inc. 3-1 Introduction to Information Technology.
Chapter 3 Getting Started. Copyright © 2005 Pearson Addison-Wesley. All rights reserved. Objectives To give an overview of the structure of a contemporary.
Processor/Memory Chapter 3
Control Unit Lecture 6.
Computing Systems Organization
Chapter 3 Top Level View of Computer Function and Interconnection
Cache Memory The cache is logically between the CPU and main memory. Physically, there are several possible places it could be located. Tanenbaum, Structured.
Computer Organization
Chapter 5 Input/Output Tanenbaum, Modern Operating Systems 3 e, (c) 2008 Prentice-Hall, Inc. All rights reserved
Presentation transcript:

Computer Systems Organization Chapter 2 Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Central Processing Unit The organization of a simple computer with one CPU and two I/O devices Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

The data path of a typical Von Neumann machine. CPU Organization The data path of a typical Von Neumann machine. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Instruction Execution Steps Fetch next instruction from memory into instr. register Change program counter to point to next instruction Determine type of instruction just fetched If instructions uses word in memory, determine where Fetch word, if needed, into CPU register Execute the instruction Go to step 1 to begin executing following instruction Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

An interpreter for a simple computer (written in Java). . . . An interpreter for a simple computer (written in Java). Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

An interpreter for a simple computer (written in Java). Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Design Principles for Modern Computers All instructions directly executed by hardware Maximize rate at which instructions are issued Instructions should be easy to decode Only loads, stores should reference memory Provide plenty of registers Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Instruction-Level Parallelism A five-stage pipeline The state of each stage as a function of time. Nine clock cycles are illustrated Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Superscalar Architectures (1) Dual five-stage pipelines with a common instruction fetch unit. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Superscalar Architectures (2) A superscalar processor with five functional units. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Processor-Level Parallelism (1) An array of processor of the ILLIAC IV type. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Processor-Level Parallelism (2) A single-bus multiprocessor. A multicomputer with local memories. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Primary Memory Memory Addresses (1) Three ways of organizing a 96-bit memory. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Primary Memory Memory Addresses (2) Number of bits per cell for some historically interesting commercial computers Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Byte Ordering (1) (a) Big endian memory (b) Little endian memory Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Byte Ordering (2) (a) A personal record for a big endian machine. (b) The same record for a little endian machine. (c) The result of transferring from big endian to little endian. (d) The result of byte-swapping (c). Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Error Correcting Codes (1) Number of check bits for a code that can correct a single error Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Error Correcting Codes (2) (a) Encoding of 1100 (b) Even parity added (c) Error in AC Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Error Correcting Codes (3) Construction of the Hamming code for the memory word 11110000010101110 by adding 5 check bits to the 16 data bits. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Cache Memory The cache is logically between the CPU and main memory. Physically, there are several possible places it could be located. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Memory Packaging and Types A single inline memory module (SIMM) holding 256 MB. Two of the chips control the SIMM. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A five-level memory hierarchy. Memory Hierarchies A five-level memory hierarchy. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A portion of a disk track. Two sectors are illustrated. Magnetic Disks (1) A portion of a disk track. Two sectors are illustrated. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A disk with four platters. Magnetic Disks (2) A disk with four platters. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A disk with five zones. Each zone has many tracks. Magnetic Disks (3) A disk with five zones. Each zone has many tracks. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Some of the possible SCSI parameters. SCSI Disks Some of the possible SCSI parameters. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

RAID (1) Redundant Array of Inexpensive Disks RAID levels 0 through 2. Backup and parity disks are shown shaded. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

RAID (1) Redundant Array of Inexpensive Disks RAID levels 3 through 5. Backup and parity disks are shown shaded. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Recording structure of a Compact Disk or CD-ROM. CD-ROMs (1) Recording structure of a Compact Disk or CD-ROM. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Logical data layout on a CD-ROM. CD-ROMs (2) Logical data layout on a CD-ROM. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

CD-Recordables Cross section of a CD-R disk and laser (not to scale). A CD-ROM has a similar structure, except without the dye layer and with a pitted aluminum layer instead of a reflective layer. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A double-sided, dual layer DVD disk. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Physical structure of a personal computer. Input/Output Buses (1) Physical structure of a personal computer. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Logical structure of a simple personal computer. Input/Output Buses (2) Logical structure of a simple personal computer. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A typical modern PC with a PCI bus and an ISA bus. Input/Output Buses (3) A typical modern PC with a PCI bus and an ISA bus. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

CRT Monitors (a) Cross section of a CRT (b) CRT scanning pattern Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Flat Panel Displays (a) The construction of an LCD screen. (b) The grooves on the rear and front plates are perpendicular to one another. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

A mouse being used to point to menu items. Mice A mouse being used to point to menu items. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Printers (1) (a) The letter “A” on a 5 x 7 matrix. (b) The letter “A” printed with 24 overlapping needles. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Operation of a laser printer. Printers (2) Operation of a laser printer. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Halftone dots for various gray scale ranges. Printers (3) Halftone dots for various gray scale ranges. (a) 0 – 6. (b) 14 – 20. (c) 28 – 34. (d) 56 – 62. (e) 105 – 111. (f) 161 – 167. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Telecommunications Transmission of the binary number 01001010000100 over a telephone line bit by bit. (a) Two-level signal. (b) Amplitude modulation. (c) Frequency modulation. (d) Phase modulation. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Digital Subscriber Lines (1) Operation of ADSL. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Digital Subscriber Lines (2) A typical ADSL equipment configuration. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Internet over Cable (1) Frequency allocation in a typical cable TV system used for Internet access Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Internet over Cable (2) Typical details of the upstream and downstream channels in North America. QAM-64 (Quadrature Amplitude Modulation) allows 6 bits/Hz but only works at high frequencies. QPSK (Quadrature Phase Shift Keying) works at low frequencies but allows only 2 bits/Hz. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

Digital Cameras A digital camera. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

ASCII Character Codes (1) The ASCII Character set: characters 0 – 31. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0

ASCII Character Codes (2) The ASCII Character set: characters 32 – 127. Tanenbaum, Structured Computer Organization, Fifth Edition, (c) 2006 Pearson Education, Inc. All rights reserved. 0-13-148521-0