ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA.

Slides:



Advertisements
Similar presentations
Cadence Design Systems, Inc. Why Interconnect Prediction Doesn’t Work.
Advertisements

A Routing Technique for Structured Designs which Exploits Regularity Sabyasachi Das Intel Corporation Sunil P. Khatri Univ. of Colorado, Boulder.
Wen-Hao Liu1, Yih-Lang Li, and Cheng-Kok Koh Department of Computer Science, National Chiao-Tung University School of Electrical and Computer Engineering,
1 Interconnect Layout Optimization by Simultaneous Steiner Tree Construction and Buffer Insertion Presented By Cesare Ferri Takumi Okamoto, Jason Kong.
F.F. Dragan (Kent State) A.B. Kahng (UCSD) I. Mandoiu (UCLA) S. Muddu (Sanera Systems) A. Zelikovsky (Georgia State) Provably Good Global Buffering by.
Coupling-Aware Length-Ratio- Matching Routing for Capacitor Arrays in Analog Integrated Circuits Kuan-Hsien Ho, Hung-Chih Ou, Yao-Wen Chang and Hui-Fang.
Chapter 3 The Greedy Method 3.
Toward Better Wireload Models in the Presence of Obstacles* Chung-Kuan Cheng, Andrew B. Kahng, Bao Liu and Dirk Stroobandt† UC San Diego CSE Dept. †Ghent.
Circuit Retiming with Interconnect Delay CUHK CSE CAD Group Meeting One Evangeline Young Aug 19, 2003.
Interconnect Estimation without Packing via ACG Floorplans Jia Wang and Hai Zhou Electrical & Computer Engineering Northwestern University U.S.A.
International Conference on Computer-Aided Design San Jose, CA Nov. 2001ER UCLA UCLA 1 Congestion Reduction During Placement Based on Integer Programming.
ICS 252 Introduction to Computer Design Routing Fall 2007 Eli Bozorgzadeh Computer Science Department-UCI.
38 th Design Automation Conference, Las Vegas, June 19, 2001 Creating and Exploiting Flexibility in Steiner Trees Elaheh Bozorgzadeh, Ryan Kastner, Majid.
VLSI Layout Algorithms CSE 6404 A 46 B 65 C 11 D 56 E 23 F 8 H 37 G 19 I 12J 14 K 27 X=(AB*CD)+ (A+D)+(A(B+C)) Y = (A(B+C)+AC+ D+A(BC+D)) Dr. Md. Saidur.
1 DAOmap: A Depth-optimal Area Optimization Mapping Algorithm for FPGA Designs Deming Chen, Jacon Cong ICCAD 2004 Presented by: Wei Chen.
1 BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP Minsik Cho and David Z. Pan ECE Dept. Univ. of Texas at Austin DAC 2006, July.
International Symposium of Physical Design Sonoma County, CA April 2001ER UCLA UCLA 1 Congestion Estimation During Top-Down Placement Xiaojian Yang Ryan.
VLSI Routing. Routing Problem  Given a placement, and a fixed number of metal layers, find a valid pattern of horizontal and vertical wires that connect.
Routing 1 Outline –What is Routing? –Why Routing? –Routing Algorithms Overview –Global Routing –Detail Routing –Shortest Path Algorithms Goal –Understand.
Dean H. Lorenz, Danny Raz Operations Research Letter, Vol. 28, No
2-Layer Crossing Minimisation Johan van Rooij. Overview Problem definitions NP-Hardness proof Heuristics & Performance Practical Computation One layer:
Processing Rate Optimization by Sequential System Floorplanning Jia Wang 1, Ping-Chih Wu 2, and Hai Zhou 1 1 Electrical Engineering & Computer Science.
Ryan Kastner ASIC/SOC, September Coupling Aware Routing Ryan Kastner, Elaheh Bozorgzadeh and Majid Sarrafzadeh Department of Electrical and Computer.
Metal Layer Planning for Silicon Interposers with Consideration of Routability and Manufacturing Cost W. Liu, T. Chien and T. Wang Department of CS, NTHU,
Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
HARP: Hard-Wired Routing Pattern FPGAs Cristinel Ababei , Satish Sivaswamy ,Gang Wang , Kia Bazargan , Ryan Kastner , Eli Bozorgzadeh   ECE Dept.
CDCTree: Novel Obstacle-Avoiding Routing Tree Construction based on Current Driven Circuit Model Speaker: Lei He.
General Routing Overview and Channel Routing
Introduction to Routing. The Routing Problem Apply after placement Input: –Netlist –Timing budget for, typically, critical nets –Locations of blocks and.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
Global Routing.
A Polynomial Time Approximation Scheme For Timing Constrained Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, Charles J. Alpert** *Dept of Electrical.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
Archer: A History-Driven Global Routing Algorithm Mustafa Ozdal Intel Corporation Martin D. F. Wong Univ. of Illinois at Urbana-Champaign Mustafa Ozdal.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
Thermal-aware Steiner Routing for 3D Stacked ICs M. Pathak and S.K. Lim Georgia Institute of Technology ICCAD 07.
Massachusetts Institute of Technology 1 L14 – Physical Design Spring 2007 Ajay Joshi.
Placement. Physical Design Cycle Partitioning Placement/ Floorplanning Placement/ Floorplanning Routing Break the circuit up into smaller segments Place.
IO CONNECTION ASSIGNMENT AND RDL ROUTING FOR FLIP-CHIP DESIGNS Jin-Tai Yan, Zhi-Wei Chen 1 ASPDAC.2009.
ARCHER:A HISTORY-DRIVEN GLOBAL ROUTING ALGORITHM Muhammet Mustafa Ozdal, Martin D. F. Wong ICCAD ’ 07.
A Faster Approximation Scheme for Timing Driven Minimum Cost Layer Assignment Shiyan Hu*, Zhuo Li**, and Charles J. Alpert** *Dept of ECE, Michigan Technological.
1 ER UCLA ISPD: Sonoma County, CA, April, 2001 An Exact Algorithm for Coupling-Free Routing Ryan Kastner, Elaheh Bozorgzadeh,Majid Sarrafzadeh.
CSE 589 Part VI. Reading Skiena, Sections 5.5 and 6.8 CLR, chapter 37.
Fast Algorithms for Slew Constrained Minimum Cost Buffering S. Hu*, C. Alpert**, J. Hu*, S. Karandikar**, Z. Li*, W. Shi* and C. Sze** *Dept of ECE, Texas.
Po-Wei Lee, Chung-Wei Lin, Yao-Wen Chang, Chin-Fang Shen, Wei-Chih Tseng NTU &Synopsys An Efficient Pre-assignment Routing Algorithm for Flip-Chip Designs.
1 A Min-Cost Flow Based Detailed Router for FPGAs Seokjin Lee *, Yongseok Cheon *, D. F. Wong + * The University of Texas at Austin + University of Illinois.
International Workshop on System-Level Interconnection Prediction, Sonoma County, CA March 2001ER UCLA UCLA 1 Wirelength Estimation based on Rent Exponents.
Detailed Routing مرتضي صاحب الزماني.
Radhamanjari Samanta *, Soumyendu Raha * and Adil I. Erzin # * Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India.
ILP-Based Inter-Die Routing for 3D ICs Chia-Jen Chang, Pao-Jen Huang, Tai-Chen Chen, and Chien-Nan Jimmy Liu Department of Electrical Engineering, National.
Routing Tree Construction with Buffer Insertion under Obstacle Constraints Ying Rao, Tianxiang Yang Fall 2002.
Routability-driven Floorplanning With Buffer Planning Chiu Wing Sham Evangeline F. Y. Young Department of Computer Science & Engineering The Chinese University.
Prof. Shiyan Hu Office: EERC 518
Routing Topology Algorithms Mustafa Ozdal 1. Introduction How to connect nets with multiple terminals? Net topologies needed before point-to-point routing.
International Symposium on Physical Design San Diego, CA April 2002ER UCLA UCLA 1 Routability Driven White Space Allocation for Fixed-Die Standard-Cell.
Congestion Analysis for Global Routing via Integer Programming Hamid Shojaei, Azadeh Davoodi, and Jeffrey Linderoth* Department of Electrical and Computer.
Interconnect Driver Design for Long Wires in FPGAs Edmund Lee University of British Columbia Electrical & Computer Engineering MASc Thesis Presentation.
A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan Hu*, Zhuo Li**, Charles Alpert** *Dept of Electrical.
An Exact Algorithm for Difficult Detailed Routing Problems Kolja Sulimma Wolfgang Kunz J. W.-Goethe Universität Frankfurt.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
Interconnect Driver Design for Long Wires in FPGAs Edmund Lee, Guy Lemieux & Shahriar Mirabbasi University of British Columbia, Canada Electrical & Computer.
Placement and Routing Algorithms. 2 FPGA Placement & Routing.
VLSI Physical Design Automation
Multilevel Full-Chip Routing for the X-Based Architecture
Mayank Bhatt, Jayasi Mehar
2 University of California, Los Angeles
Buffered tree construction for timing optimization, slew rate, and reliability control Abstract: With the rapid scaling of IC technology, buffer insertion.
Shortest Paths and Minimum Spanning Trees
ICS 252 Introduction to Computer Design
Presentation transcript:

ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Ryan Kastner, Elaheh Borzorgzadeh, and Majid Sarrafzadeh ER Group Dept. of Computer Science UCLA Los Angeles, CA ER Group Dept. of Computer Science UCLA Los Angeles, CA NuCAD Group Dept. of Electrical & Computer Engineering Northwestern University Evanston, IL NuCAD Group Dept. of Electrical & Computer Engineering Northwestern University Evanston, IL

ER UCLA UCLA ICCAD: November 5, 2000OutlineOutline Pattern Routing Predictable Routing Experiments Smallest First Pattern Routing x-density Pattern Routing Wire length and Run time Conclusion Pattern Routing Predictable Routing Experiments Smallest First Pattern Routing x-density Pattern Routing Wire length and Run time Conclusion

ER UCLA UCLA ICCAD: November 5, 2000 Pattern routing Use simple patterns to connect the terminals of a net Simplest pattern is single bend routing Given a two-terminal net, single bend routes are the two distinct 1-bend routes Sometimes called L-shaped routing Use simple patterns to connect the terminals of a net Simplest pattern is single bend routing Given a two-terminal net, single bend routes are the two distinct 1-bend routes Sometimes called L-shaped routing Upper-L Routes Lower-L Routes There are many other types of patterns We focus exclusively on L-shaped patterns There are many other types of patterns We focus exclusively on L-shaped patterns

ER UCLA UCLA ICCAD: November 5, 2000 Maze Routing O(|E|) = all edges in Grid Graph = 275 bin edges Pattern Routing O(|A|) = edges on the bounding box = 20 bin edges Why use patterns? Faster routing Number of bin edges searched Faster routing Number of bin edges searched

ER UCLA UCLA ICCAD: November 5, 2000 Why use patterns? Small wire delay The route has minimum wire length Only one via introduced Minimal interconnect resistance and capacitance Fewer number vias  fewer detailed routing constraints Small wire delay The route has minimum wire length Only one via introduced Minimal interconnect resistance and capacitance Fewer number vias  fewer detailed routing constraints One via Minimum length Downside – may degrade quality of routing solution Maze routing will consider every possible path L-shape routing considers 2 paths Downside – may degrade quality of routing solution Maze routing will consider every possible path L-shape routing considers 2 paths

ER UCLA UCLA ICCAD: November 5, 2000 What is Predictable Routing? Definition: Pattern route a subset of critical nets Critical Nets – pattern route Non-critical Nets – maze route Benefits Wire planning - Organizes routing Important routing metrics more accurately modeled a priori Congestion Wire length Benefits Wire planning - Organizes routing Important routing metrics more accurately modeled a priori Congestion Wire length Allows early, accurate buffer insertion and wire sizing

ER UCLA UCLA ICCAD: November 5, 2000 Predictable Routing Number of patterns should be small Fewer patterns  higher route predictability Number of patterns should be small Fewer patterns  higher route predictability 50% chance for upper-L 50% chance for lower-L Net Terminals Steiner Point Two-terminal Net We focus on two-terminal nets Majority of nets are two terminal Multi-terminal nets  two-terminal nets using any Steiner Tree algorithm We focus on two-terminal nets Majority of nets are two terminal Multi-terminal nets  two-terminal nets using any Steiner Tree algorithm

ER UCLA UCLA ICCAD: November 5, 2000ExperimentsExperiments Focus on pattern routing “critical” nets Criticality label by high level CAD tools Criticality increasingly dependent on wire length Goal: Show that you can pattern route critical nets without degrading the routing solution quality We focus on routability Wire length, run time considered as secondary factors Focus on pattern routing “critical” nets Criticality label by high level CAD tools Criticality increasingly dependent on wire length Goal: Show that you can pattern route critical nets without degrading the routing solution quality We focus on routability Wire length, run time considered as secondary factors

ER UCLA UCLA ICCAD: November 5, 2000 Benchmark circuit information 5 MCNC standard-cell benchmark circuits Unfortunately, benchmarks provide no criticality data 5 MCNC standard-cell benchmark circuits Unfortunately, benchmarks provide no criticality data Need to find heuristics for pattern routing small and large nets

ER UCLA UCLA ICCAD: November 5, 2000 Criticality Heuristics - SFPR Smallest-First Pattern Routing (SFPR) 1. Sort two-terminal nets based on BB (smallest to largest) 2. Pattern route x% of the smallest nets 3. Maze route remaining nets 4. Rip up and reroute phase Do not consider the pattern routed nets SFPR focuses on pattern routing “small” critical nets Smallest-First Pattern Routing (SFPR) 1. Sort two-terminal nets based on BB (smallest to largest) 2. Pattern route x% of the smallest nets 3. Maze route remaining nets 4. Rip up and reroute phase Do not consider the pattern routed nets SFPR focuses on pattern routing “small” critical nets

ER UCLA UCLA ICCAD: November 5, 2000 SFPR results Percentage of pattern routed nets Base Overflow Overflow with x% pattern routed - Base Overflow Results are the total overflow (measure of congestion) Smaller is better (min overflow = min congestion) 70% of the “small” nets can be pattern routed Results are the total overflow (measure of congestion) Smaller is better (min overflow = min congestion) 70% of the “small” nets can be pattern routed

ER UCLA UCLA ICCAD: November 5, 2000 Pattern routing long nets Pattern routing longest nets first leads to large degradation in quality of routing solution Idea: choose long nets that are evenly distributed across the chip x-Density routing Every edge of the grid graph has at most x nets crossing it Pattern routing longest nets first leads to large degradation in quality of routing solution Idea: choose long nets that are evenly distributed across the chip x-Density routing Every edge of the grid graph has at most x nets crossing it Example of a 1-density routing

ER UCLA UCLA ICCAD: November 5, 2000 x-Density Routing Formal definition – decision problem Given an integer x, a set of two-terminal nets N and a grid graph G(V,E) Does there exist a single bend routing for every net n i in N 1 < i < |N| such occupancy(e)  x for every edge e  E? Polynomial time solvable - O(|N| log |N|) time Finding the maximum subset of nets is much harder Formal definition – decision problem Given an integer x, a set of two-terminal nets N and a grid graph G(V,E) Does there exist a single bend routing for every net n i in N 1 < i < |N| such occupancy(e)  x for every edge e  E? Polynomial time solvable - O(|N| log |N|) time Finding the maximum subset of nets is much harder

ER UCLA UCLA ICCAD: November 5, 2000 x-Density Pattern Route Heuristic (x-DPR) The x-DPR heuristic 1. Find a set of x-Density routable nets Set should be x-Density with “large” nets 2. Pattern route the x-Density nets 3. Maze route the remaining nets 4. Rip and reroute nets Do not consider the x-Density nets The x-DPR heuristic 1. Find a set of x-Density routable nets Set should be x-Density with “large” nets 2. Pattern route the x-Density nets 3. Maze route the remaining nets 4. Rip and reroute nets Do not consider the x-Density nets

ER UCLA UCLA ICCAD: November 5, 2000 x-DPR results x-density (x  3) routing does not degrade routing solution Allows “large” nets to be routed x-density (x  3) routing does not degrade routing solution Allows “large” nets to be routed

ER UCLA UCLA ICCAD: November 5, 2000 Wire length and Run time Wire length Pattern routed (critical) nets guaranteed to have minimum wire length Overall wire length varies over benchmarks: +5% to –10% Run time Single Net: Pattern routing faster (lower theoretical upper bound) Overall global routing Pattern routing nets adds restrictions  small solution space Rip up and reroute phase may take longer to find a better solution Running time trends SFPR Small circuits – 20% worse with pattern routing SFPR Large circuits – overall runtime similar (± 5%) or better x-density – overall runtime similar (± 5%) Wire length Pattern routed (critical) nets guaranteed to have minimum wire length Overall wire length varies over benchmarks: +5% to –10% Run time Single Net: Pattern routing faster (lower theoretical upper bound) Overall global routing Pattern routing nets adds restrictions  small solution space Rip up and reroute phase may take longer to find a better solution Running time trends SFPR Small circuits – 20% worse with pattern routing SFPR Large circuits – overall runtime similar (± 5%) or better x-density – overall runtime similar (± 5%) Sometimes there is small degradation in wire length and run time

ER UCLA UCLA ICCAD: November 5, 2000ConclusionsConclusions We showed that you can pattern route up to 70% of small nets We showed that you can pattern route large nets using x-density routing We showed that pattern routing has many benefits Better prediction of routing metrics Pattern routed nets have small interconnect delay Allows early accurate buffer insertion, wire sizing and wire planning We showed that you can pattern route up to 70% of small nets We showed that you can pattern route large nets using x-density routing We showed that pattern routing has many benefits Better prediction of routing metrics Pattern routed nets have small interconnect delay Allows early accurate buffer insertion, wire sizing and wire planning