Lab. 6 BCD to 7-segment display BCD inputs are decoded by 7447 and display on 7-segment duaplay.

Slides:



Advertisements
Similar presentations
Functions of Combinational Logic
Advertisements

5.4 Decoders A decoder is a multiple-input, multiple-output logic circuit that converts coded inputs into coded outputs, where the input and output codes.
Digital Logic Design Week 7 Encoders, Decoders, Multiplexers, Demuxes.
7-Segment Displays Lecture L6.1 Section 6.3. Turning on an LED.
Seven Segment Display. What's A 7-Segment Display? A 7-segment display is a package with 7 bar-shaped LEDs arranged to allow the display of many useful.
System Digital Encoder, Decoder, and Contoh Penerapanya.
LOGIC DESIGN AND CIRCUITS SEVEN SEGMENT LED DISPLAY Res. Assist. Hale İnan 1.
CHAPTER 6 Functions of Combinational Logic
1 Homework Reading –Tokheim, Section 5-10, 7-4 Machine Projects –Continue on MP4 Labs –Continue labs with your assigned section.
Example: 7 Segment Displays BA DC\ xxxx 10 11xx Decimal Number Inputs Outputs DCBA abcdefg
7-Segment Displays Module M7.2 Section 6.5. Turning on an LED Common Anode.
Digital Fundamentals Floyd Chapter 6 Tenth Edition
ECE 331 – Digital System Design Logic Circuit Design (Lecture #7)
COMBINATIONAL CIRCUITS USING TTL 74XX ICS
OTHER COMBINATIONAL LOGIC CIRCUITS
7 Segment to BCD Converter
OTHER COMBINATIONAL LOGIC CIRCUITS WEEK 7 AND WEEK 8 (LECTURE 2 OF 3)
BCD to 7-Segment Display
Lab 6 :Digital Display Decoder: 7 Segment LED display Slide #2 Slide #3 Slide #4 Slide #5 Slide #6 Slide #7 Display Decoder Fundamentals LT Control Input.
Digital Outputs 7-Segment Display
EET 1131 Unit 11 Counter Circuits  Read Kleitz, Chapter 12, skipping Sections and  Homework #11 and Lab #11 due next week.  Quiz next week.
Rise and rise again until lambs become lions 授課老師:伍紹勳 課程助教:邱麟凱、江長庭.
Lab 12 : Liquid Crystal Displays: Slide #2 Slide #3 7-Segment LCD: XOR gate review 7-Segment LCD: System Operation.
Digital Fundamentals with PLD Programming Floyd Chapter 8
Counter Circuits and Applications Group 6 彭柏源 袁鋒 陳康本.
A Digital Timer Implementation using 7 Segment Displays.
UNIVERSAL COLLEGE OF ENGINEERING &TECHNOLOGY DIGITAL ELECTRONICS SUBJECT - DIGITAL ELECTRONICS.
Decode 1.1 Decoder, Encoders and Displays ©Paul Godin Updated Aug 2013.
Logic Function Optimization. Combinational Logic Circuit Regular SOP and POS designs Do not care expressions Digital logic circuit applications Karnaugh.
ABCDNumber = Off 1 = On Binary Coded Decimal (BCD)
A little bit of exercise.. ;). Exercise Given to you are some binary to decimal examples : Given to you are some binary to decimal examples : Tens Units.
CprE 211 Break-out Board Layout
Power Point Presentation Donald Bearden CS 147 September 13, 2001.
Combinational Logic By Taweesak Reungpeerakul
Dept. of Mechatronics Engg. Intro to SSD and BCD to SSD( conversion ) Decoder. Lab 09 1.
Computer & Electronics Engineering. Objectives Understand Digital Logic Gates Construct & Simulate Digital Logic Circuits on the Computer.
Functions of Combinational Logic By Taweesak Reungpeerakul
Counter Circuits and VHDL State Machines
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Logic Design Dr. Oliver Faust.
Dept. of Electrical and Computer Eng., NCTU 1 Lab 4. BCD Adder Presenter: Chun-Hsien Ko Contributors: Chung-Ting Jiang and Lin-Kai Chiu.
ECEN 248 Lab 2: Logic Minimization and Karnaugh Maps
ECE 320 Homework #3 1. Simplify the Boolean function F using the don’t care conditions d, in both S.O.P. and P.O.S. form: a) F=A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’
8421 Binary Hexadecimal Seven segment display 8421 Binary Hexadecimal Seven segment display 0000.
BCD S EVEN SEGMENT D ECODER. I NTRODUCTION  A Decoder IC, is a device which converts one digital format into another and the most commonly used device.
ENCODER, DECODER dan SEVEN SEGMEN YUSRON SUGIARTO.
AND Gate Inputs Output Input A (Switch) Input B (Switch) Output Y (Lamp) 0 (Open) 0 (OFF) A B Lamp.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Digital Electronics Principles & Applications Fifth Edition Chapter 2 Numbers We Use in Digital Electronics ©1999 Glencoe/McGraw-Hill Roger L. Tokheim.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoders A decoder is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Decoder Chapter 12 Subject: Digital System Year: 2009.
Lecture No. 18 Combinational Functional Devices. Recap Decoder Decoder –3-to-8 Decoder –Cascading of Decoders 4-to-16 decoder –Implementing SOP & POS.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Forging new generations of engineers. Writing a Technical Report JUST THE FACTS!
Digital Design: With an Introduction to the Verilog HDL, 5e M. Morris Mano Michael D. Ciletti Copyright ©2013 by Pearson Education, Inc. All rights reserved.
Figure 1.1 The Altera UP 1 CPLD development board.
EET 1131 Unit 11 Counter Circuits
Display Devices 7 segment led display.
Combinational Logic Circuits
Dept. of Electrical and Computer Eng., NCTU
Digital Fundamentals Floyd Chapter 6 Tenth Edition
INTELLIGENT WATERHEAD LEVEL INDICATOR
(74LS47)BCD-to-Seven Decoder and 7 Segment Display
Chapter 6 Functions of Combinational Logic
Homework Reading Tokheim, Section 5-10, 7-4.
EET 1131 Unit 11 Counter Circuits
Adder, Subtructer, Encoder, Decoder, Multiplexer, Demultiplexer
SN7447A BCD-To-Seven Segment Decoder
Arithmatic Logic Unit (ALU). ALU Input Data :  A0-A3  B0-B3 Output Data :  F0 – F3.
Presentation transcript:

Lab. 6 BCD to 7-segment display BCD inputs are decoded by 7447 and display on 7-segment duaplay

Decoder and display

Seven segment display

7447 Pin assignment

Active Low

Note Note 1: BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO). The blanking input (BI) must be open or held at a HIGH level when output functions 0 through 15 are desired, and ripple-blanking input (RBI) must be open or at a HIGH level if blanking or a decimal 0 is not desired. X = input may be HIGH or LOW. Note 2: When a LOW level is applied to the blanking input (forced condition) all segment outputs go to a HIGH level regardless of the state of any other input condition. Note 3: When ripple-blanking input (RBI) and inputs A0, A1, A2 and A3 are LOW level, with the lamp test input at HIGH level, all segment outputs go to a HIGH level and the ripple-blanking output (RBO) goes to a LOW level (response condition). Note 4: When the blanking input/ripple-blanking output (BI/RBO) is OPEN or held at a HIGH level, and a LOW level is applied to lamp test input (LT), all segment outputs go to a LOW level.

Connection of 7447 and 7-segment display