IP Re-Use: The Key Challenge in SOC (System- on-Chip) Product Development D Y Yang Chairman, Taiwan SoC Consortium Jan. 14, 2003.

Slides:



Advertisements
Similar presentations
18 July 2001 Work In Progress – Not for Publication 2001 ITRS Test Chapter ITRS Test ITWG Mike Rodgers Don Edenfeld.
Advertisements

E-Marketplaces.
Apr. 20, 2001VLSI Test: Bushnell-Agrawal/Lecture 311 Lecture 31 System Test n Definition n Functional test n Diagnostic test  Fault dictionary  Diagnostic.
Software Product Testing Challenges. Industry Analysts Recognize Testing Outsourcing is gaining momentum and delivers value Multiple business drivers.
System On Chip - SoC Mohanad Shini JTAG course 2005.
Key-word Driven Automation Framework Shiva Kumar Soumya Dalvi May 25, 2007.
CHALLENGES IN EMBEDDED MEMORY DESIGN AND TEST History and Trends In Embedded System Memory.
Chapter 2 The Origins of Software
1/14 Policies/Programmes to Promote the Development of ESCO 5 March, 2012 APERC Workshop, Kuala Lumpur Bing-Chwen Yang Team Leader Asia Pacific Energy.
The Future of Formal: Academic, IC, EDA, and Software Perspectives Ziyad Hanna VP of Research and Chief Architect Jasper Design Automation Ziyad Hanna.
Energy Evaluation Methodology for Platform Based System-On- Chip Design Hildingsson, K.; Arslan, T.; Erdogan, A.T.; VLSI, Proceedings. IEEE Computer.
ChemConnect Leading in negotiation solutions for commercial products.
6/30/2015HY220: Ιάκωβος Μαυροειδής1 Moore’s Law Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips.
Managing International Information Systems
Software Issues Derived from Dr. Fawcett’s Slides Phil Pratt-Szeliga Fall 2009.
EE587 SoC Design & Test School of EECS Washington State University
The Re-engineering and Reuse of Software
System On Chip - SoC 전북대학교 전자공학부 이종열.
SOC Design Lecture 1 Overview of SOC.
Role of Standards in TLM driven D&V Methodology
Chapter 2 The Origins of Software Modern Systems Analysis and Design.
Source: J. Hoffer ,J. George, J. Valacich
I N V E N T I V EI N V E N T I V E EDA360 - Is End-to-End Design a Riddle, a Rebus, or a Reality? April 6, 2011.
PS - Theo Claasen DAC First-time-right silicon, but…. to the right specification Theo A.C.M. Claasen Chief Technology Officer Philips Semiconductors.
System On Chip - SoC 전북대학교 전자정보공학부 이종열. Outline Introduction What is SoC ? SoC characteristics Benefits and drawbacks Solution Major SoC Applications.
UNIT – II ARCHITECTING WEB SERVICES. WHAT ARE WEB SERVICES ? Web Services are loosely coupled, contracted components that communicate via XML-based interfaces.
ON LINE TEST GENERATION AND ANALYSIS R. Šeinauskas Kaunas University of Technology LITHUANIA.
Lecture 13 Introduction to Embedded Systems Graduate Computer Architecture Fall 2005 Shih-Hao Hung Dept. of Computer Science and Information Engineering.
16.1 © 2006 by Prentice Hall 16 Chapter Managing International Information Systems.
Lecture 17 Lecture 17: Platform-Based Design and IP ECE 412: Microcomputer Laboratory.
Multi-core Programming Introduction Topics. Topics General Ideas Moore’s Law Amdahl's Law Processes and Threads Concurrency vs. Parallelism.
1 Integration Verification: Re-Create or Re-Use? Nick Gatherer Trident Digital Systems.
May 17, USB Semiconductor IP How to Integrate USB into Your Design Eric Huang inSilicon Corporation.
CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi
System Design with CoWare N2C - Overview. 2 Agenda q Overview –CoWare background and focus –Understanding current design flows –CoWare technology overview.
1 System-on-Chip (SoC) Testing An Introduction and Overview of IEEE 1500 Standard Testability Method for Embedded Core-based ICs.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
The Macro Design Process The Issues 1. Overview of IP Design 2. Key Features 3. Planning and Specification 4. Macro Design and Verification 5. Soft Macro.
| Collaboration at Rural Business Approach.
1.less than 3 million. 2.less than 10 million. 3.over 23 million. 4.over 100 million. 5.Not sure In the U.S., the number of managers that rely on Information.
Business Trends and Design Methodologies for IP Reuse Allen C.-H. Wu Department of Computer Science Tsing Hua University Hsinchu, Taiwan, R.O.C {
1 Direction scientifique Networks of Excellence objectives  Reinforce or strengthen scientific and technological excellence on a given research topic.
SpecC stands for “specification description language based on C”.
©2011 Gary Smith EDA, Inc.All Rights Reserved. Reality and Responsibility in the EDA Market (EDP 2011) ©2011 Gary Smith EDA, Inc.All Rights Reserved.
2D/3D Integration Challenges: Dynamic Reconfiguration and Design for Reuse.
CHAPTER 8 Developing Hard Macros The topics are: Overview Hard macro design issues Hard macro design process Physical design for hard macros Block integration.
By Nasir Mahmood.  The NoC solution brings a networking method to on-chip communication.
VLSI Design System-on-Chip Design
Embedded Product Design. The Initial Concept of a Product l Top-level management –Composed primarily of engineers l Marketing –Feedback from customers.
New Product Development Page 1 Teddy Concurrent Engineering by Teddy Sjafrizal.
ESilicon Confidential IP Strategy Discussion 1.0 November, 2000.
Introduction Digital Computer Design Instructor: Kasım Sinan YILDIRIM.
ISCUG Keynote May 2008 Acknowledgements to the TI-Nokia ESL forum (held Jan 2007) and to James Aldis, TI and OSCI TLM WG Chair 1 SystemC: Untapped Value.
1 Reuse Methodology for System-On-Chip Designs 전남대학교 정보통신공학부 교수 김 영 철
Lecture 2 The Sources of Software. Copyright © 2011 Pearson Education, Inc. 2 Chapter 2 Introduction There are various sources of software for organizations.
April 15, 2013 Atul Kwatra Principal Engineer Intel Corporation Hardware/Software Co-design using SystemC/TLM – Challenges & Opportunities ISCUG ’13.
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
Programmable Logic Devices
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
System On Chip - SoC E.Anjali.
Critical Factors in Managing Technology
Challenges for the European Automotive Software Industry
Charles V. Trappey, National Chiao Tung University
Life Cycle Part & Component Knowledge Sharing Portal
WIS Strategy – WIS 2.0 Submitted by: Matteo Dell’Acqua(CBS) (Doc 5b)
ECE 699: Lecture 3 ZYNQ Design Flow.
Course: Module: Lesson # & Name Instructional Material 1 of 32 Lesson Delivery Mode: Lesson Duration: Document Name: 1. Professional Diploma in ERP Systems.
Dairying in Asia: Strategic opportunities, challenges and the response
Managing International Information Systems
© 2016 Global Market Insights, Inc. USA. All Rights Reserved Global Electronic Design Automation Market to hit $14 Bn by 2024: Global.
Presentation transcript:

IP Re-Use: The Key Challenge in SOC (System- on-Chip) Product Development D Y Yang Chairman, Taiwan SoC Consortium Jan. 14, 2003

Topics Progress in Semiconductor Technology Driving Forces for SOC SOC Design Methodology The Difficulties in IP Re-Use –The Definition and Nature of IP –The Re-Usability of IP –The Non Technical Issues IP as a Business Some Industrial Effort for IP Re-Use Is a Global IP Exchange a possibility ?

The Progress in Semiconductor Industry The Moore’ Law The Gain in Circuit Density (Size), Performance (Speed) and Power Consumption at the same time –Difficulties in modeling the complicated Very Deep Submicron Device (VDSD) Interconnection delay, leakage, etc. –Difficulties in handling the circuit complexity –Difficult in Testing –High Cost of Mask Tooling  Design Gap: Technology productivity vs. design productivity

The Driving Forces for SOC SOC is: Complete System Products on a single chip or chip set –Incorporates one processor, or/and co-processor, on-chip bus, on- chip memories, interfaces to peripheral devices, or/and other interfaces to real world Driven by The Semiconductor Technology Driven by The Market Demands –Time to Market, Application Specific while keeping cost down Helped by The emerging key IPs and on-chip buses Helped by The new EDA tools

The SOC Design Methodology The productivity issue in SOC design –The Design Gap The Known Good Practices ( to handle complexity) to increase design productivity –Hierarchical IP-Based (Divide and Conquer) SOC, Module, Macro, IP Block, Sub-Block –Abstraction of Design (Models) Specification, Behavior, RTL, Netlist, GDSII –Platform-Based Application-Specific Platform

The Need and the Trend for IP-Reuse Cut down the design turn-around time and time-to-market by not designing from scratch. Reduce redundancy in internal design effort. Get the best IPs from outside suppliers

The Difficulties in IP Re-Use The Definition and Nature of IPs The Re-Usability of IPs The Non-Technical Issues

The Definition and Nature of IP The Definition of (Silicon) IP and Deliverables: –Intellectual Property; Virtual Component –Synthesizable RTL codes –Verification IP (also RTL codes) –Synthesis Scripts –Documentation and Support The Nature of IP –It is a collection of digital data and files –It is digital information product and has no physical form.  It is a component of a system  It is not a finished products  Hard to protect; Hard to present; Hard to evaluate before buy.  Need to disclose much information for Integrators( Users) Protection and Evaluation are important and difficult issues

The Re-Usability of IP Design for Use: –Correct and Robust Design for Re-Use ( by others) : –Easy to integrate into wide range of current and future SOC design by many other SOC integrators Implementation IP and Verification IP Documentation and Packaging How Re-Usable is Re-Usable? –The abstraction level: Soft IP, Firm IP and Hard IP –AMS design is difficult to migrate quickly to new technology as digital IP The SOC Integration for Time-to-Market or for Performance or for Cost

The Non-Technical Issues in IP Re-Use Legacy design –Harvest or Discard New design-for-reuse infrastructure –Tools, Methodology and Management Re-train and re-organize –IP team and Integration team Incentive for engineers to overcome their reluctances to do extra work to design for re-use IP repository and process of finding IP within the company Business process to source and to manage third party IPs

IP as a Business Companies do need to source IPs from outside suppliers IP business had high growth rate of 25% in 2001 and had a revenue 0f about $900 million dollars while the entire industry shrunk by 31%. –However, very few IP suppliers made money in 2001 –The major revenue came from Licensing, Royalty and Service The major categories for IP business are –CPU: ARM, MIPS –Bus Interface: RAMBUS, USB, etc The major application domains are: –Communication –Consumer –Computer IP Market by region: –America –Japan –Europe –Asian and Pacific

IP as a Business? The IP business is in high growth but still in immaturity The cost of IP transaction is too high for both sides—not a “off-the-shelf” business yet –Locate a suitable IP –Evaluation the IP –Trading mechanism and legal contracting –Service and support Many IP vendors move toward becoming “Solution” Providers or “ Platform” Providers

Some Industrial Effort in IP re-use VCX ( Virtual Component Exchange) –To standardize the trading mechanism and legal contracting VSIA( Virtual Socket Interface Alliance) –Tool Interfaces; Design Re-Use and Documentation Practices –IP protection and many other specification and standards. OpenMORE –Self Assessment on IP Re-Use based on RMM( Reuse Methodology Manual) –IP interface standard and documentation practices STARC( Semiconductor Technology Academic Research Company) in Japan –IP standard and IP Scoring; IP coding style ITRI( Industrial Technology Research Institute) in Taiwan –IP Catalog Sharing Standard and IP Rating standard SOC Consortium in Taiwan –Promote IP Re-Use and SOC Design Technology

IP Re-Use and SOC Effort in Taiwan Private Companies: –Taiwan SOC Consortium Promotion and Exchange of Information on IP Re-Use and SOC design methodologies International Cooperation Cordination Government: –STC( SOC Technology Center) /ITRI SOC Design, IP Standards and IP cataloging –Si-Soft Program (Silicon Island Project, Government R/D Projects) Design Methodology SOC platforms and Vehicle IP Mall Universities: –SOC Technology Teaching and Research Programs

Is a Global IP Exchange a Possibility? An independent intermediary organization to facilitate the IP registration, IP transaction by providing necessary legal contracting, IP protection, trading matching, settlement and service for IP providers and SOC Integrators Business Environment: –Oligopoly in Foundry and Photo Mask Services: easy to control the physical output of the Exchange –The emergence of independent design service providers and independent design platform providers: provide the necessary technical services –The available of global broad band infrastructure and Data Center: easy to access the trading information while provide the necessary protection The Issues: –The participation of key players in the semiconductor supply chain –The cost and volume of transactions –The standard IP licensing model –Many other issues yet to be found out

Summary At this moment, IP-Reuse is key practice for making SOC product development possible In reality, there are still many issues to be overcome to make IP-Reuse a common practice –Intra-company IP re-use –Inter-company IP trade –Global IP exchange Active industry effort will help to accelerate the change and migration A Global IP Exchange could be an interest idea for industry to think over

Thank You for Your Attention! Q & A