Pulse-Width Modulated DAC

Slides:

Advertisements

Similar presentations

Digital System Design-II (CSEB312)

Advertisements

//HDL Example 8-2 // //RTL description of design example (Fig.8-9) module Example_RTL (S,CLK,Clr,E,F,A);

Counters Discussion D8.3.

Traffic light contoller using FSM

Verilog in transistor level using Microwind

CPSC 321 Computer Architecture Andreas Klappenecker

CDA 3100 Recitation Week 11.

Verilog Overview. University of Jordan Computer Engineering Department CPE 439: Computer Design Lab.

Sequential Logic in Verilog

EE 361 Fall 2003University of Hawaii1 Hardware Design Tips EE 361 University of Hawaii.

Multiplication and Division

Verilog Modules for Common Digital Functions

Table 7.1 Verilog Operators.

CSE 201 Computer Logic Design * * * * * * * Verilog Modeling

//HDL Example 5-1 // //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input.

Verilog. 2 Behavioral Description initial:  is executed once at the beginning. always:  is repeated until the end of simulation.

FSM Revisit Synchronous sequential circuit can be drawn like below  These are called FSMs  Super-important in digital circuit design FSM is composed.

//HDL Example 6-1 // //Behavioral description of //Universal shift register // Fig. 6-7 and Table 6-3 module shftreg.

How to get a Circuit in verilog converted to hspice, connected to the micron package models, and simulating in hspice and hsimplus.

Latches and Flip-Flops Discussion D8.1 Section 13-9.

Edge-Triggered D Flip-Flops

OUTLINE Introduction Basics of the Verilog Language Gate-level modeling Data-flow modeling Behavioral modeling Task and function.

A/D Converter Control Discussion D8.6 Rev. B – 3/14/2006.

A/D Converter Control Discussion D8.6. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Verilog Sequential Circuits Ibrahim Korpeoglu. Verilog can be used to describe storage elements and sequential circuits as well. So far continuous assignment.

Logic Design Review – 3 Basic Sequential Circuits Lecture L14.3 Verilog.

Ring Counter Discussion 11.3 Example 32.

Arbitrary Waveform Discussion 12.2 Example 34. Recall Divide-by-8 Counter Use q2, q1, q0 as inputs to a combinational circuit to produce an arbitrary.

Counters Discussion 12.1 Example 33. Counters 3-Bit, Divide-by-8 Counter 3-Bit Behavioral Counter in Verilog Modulo-5 Counter An N-Bit Counter.

2-to-1 Multiplexer: if Statement Discussion D7.1 Example 4.

Shift Registers Lecture L6.6 Section Bit Shift Register.

CS 61C Discussion 10 (1) Jaein Jeong Fall input MUX °Out = in0 * select’ + in1 * select in0in1selectout

Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE Senior Design I Lecture 4 - Verilog 2 (Sequential.

A/D Converter Datapaths Discussion D8.4. Analog-to-Digital Converters Converts analog signals to digital signals –8-bit: 0 – 255 –10-bit: 0 – 1023 –12-bit:

Registers and Shift Registers Discussion D8.2. D Flip-Flop X 0 Q 0 ~Q 0 D CLK Q ~Q D gets latched to Q on the rising edge of the clock. Positive.

Generic Multiplexers: Parameters Discussion D7.5 Example 8.

Multiplexers Lecture L6.6v Section 6.2. Multiplexers A Digital Switch A 2-to-1 MUX A 4-to-1 MUX A Quad 2-to-1 MUX The Verilog if…else Statement TTL Multiplexer.

Lessons from last lab: 1.Many had the “# skipping” problem 2.Most assumed there was something wrong with their code 3.How does one check their code? 4.SIMULATE!!

D Flip-Flops in Verilog Discussion 10.3 Example 27.

Quad 2-to-1 Multiplexer Discussion D7.4 Example 7.

7-Segment Display DIO1 Board Verilog.

Engineering 100 Section 250 Combinational Logic -- Examples 9/13/2010.

Verilog Intro: Part 2. Procedural Blocks There are two types of procedural blocks in Verilog. – initial for single-pass behavior: initial blocks execute.

Registers CPE 49 RMUTI KOTAT.

Week Four Design & Simulation Example slides. Agenda Review the tiny example (Minako “logic”)from last week – look at the detailed static timing report.

Introduction Verilog is a HARDWARE DESCRIPTION LANGUAGE (HDL) A hardware description language is a language or means used to describe or model a digital.

ECE/CS 352 Digital System Fundamentals© 2001 C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Spring 2001 Chapters 3 and 4: Verilog – Part 2 Charles R.

Traffic Lights Discussion D8.3a. Recall Divide-by-8 Counter Use Q2, Q1, Q0 as inputs to a combinational circuit to produce an arbitrary waveform. s0 0.

Motors Discussion D10.2 Chapter 15. Hans Christian Oersted (1777 – 1851) Ref:

1 Arithmetic, ALUs Lecture 9 Digital Design and Computer Architecture Harris & Harris Morgan Kaufmann / Elsevier, 2007.

Digital Electronics.

Lab for Cell-Based IC Design

ECE/CS 352 Digital System Fundamentals© T. Kaminski & C. Kime 1 ECE/CS 352 Digital Systems Fundamentals Fall 2000 Chapter 5 – Part 2 Tom Kaminski & Charles.

SYEN 3330 Digital SystemsJung H. Kim 1 SYEN 3330 Digital Systems Chapter 7 – Part 2.

SYEN 3330 Digital SystemsJung H. Kim Chapter SYEN 3330 Digital Systems Chapters 4 – Part4: Verilog – Part 2.

Figure Implementation of an FSM in a CPLD..

Supplement on Verilog FF circuit examples

Supplement on Verilog for Algorithm State Machine Chart

Lottery Speaker: Tsung-Yi Wu.

Verilog Introduction Fall

Pulse-Width Modulation (PWM)

Shift Registers Lecture L8.6 Section 8.3.

Analog-to-Digital Converters

FSM MODELING MOORE FSM MELAY FSM. Introduction to DIGITAL CIRCUITS MODELING & VERIFICATION using VERILOG [Part-2]

ESE 437: Sensors and Instrumentation

Fibonacci Sequence Lecture L4.1 Lab 3.

The Verilog Hardware Description Language

332:437 Lecture 9 Verilog Example

Presentation transcript:

Pulse-Width Modulated DAC Lecture 11.3 Verilog Section 11.5

8-Bit Counter

Pulse-Width Modulation

module counter8 ( Q ,clr ,clk ); input clr ; wire clr ; input clk ; wire clk ; output [7:0] Q ; reg [7:0] Q ; // 8-bit counter always @(posedge clk or posedge clr) begin if(clr == 1) Q <= 0; else Q <= Q + 1; end endmodule

module PWM(clk,clr,duty,pwm); input clk, clr; input [7:0] duty; output pwm; reg pwm; wire [7:0] count; wire set, reset; assign set = &count; assign reset = (count == duty); always @(posedge set or posedge reset or posedge clr) begin if(clr == 1) pwm <= 0; else if(set == 1) pwm <= 1; if(reset == 1) end counter8 CNT(.Q(count),.clr(clr),.clk(clk));

Simulation of PWM