Emerging Computing Technologies Some slides that are not my own, come from various sources. These sources will be listed at the end of each set of slides.

Slides:



Advertisements
Similar presentations
Chapter 3 Gate-Level Minimization
Advertisements

Reversible Gates in various realization technologies
Chapter 2 Logic Circuits.
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 8 – Systematic Simplification.
Boolean Algebra and Combinational Logic
Lecture 20, Slide 1EECS40, Fall 2004Prof. White Lecture #20 ANNOUNCEMENT Midterm 2 Thursday Nov. 18, 12:40 – 2:00 pm A-L initials in F295 Haas Business.
ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN Lecture 6 Dr. Shi Dept. of Electrical and Computer Engineering.
Circuit Optimization Goal: To obtain the simplest implementation for a given function Optimization is a more formal approach to simplification that is.
ECE 171 first class in logic and computers Dr Marek Perkowski Introduction Grading What is this class.
Gate-Level Minimization1 DIGITAL LOGIC DESIGN by Dr. Fenghui Yao Tennessee State University Department of Computer Science Nashville, TN.
Computer Engineering (Logic Circuits) (Karnaugh Map)
Modified from John Wakerly Lecture #2 and #3 CMOS gates at the transistor level Boolean algebra Combinational-circuit analysis.
CS 300 – Lecture 3 Intro to Computer Architecture / Assembly Language Digital Design.
IKI a-Simplification of Boolean Functions Bobby Nazief Semester-I The materials on these slides are adopted from those in CS231’s Lecture.
Overview Part 2 – Circuit Optimization 2-4 Two-Level Optimization
Marek Perkowski’s Productions present: Lectures on Logic Synthesis Some slides come from various sources, including Adam Postula, Mark Schulz and U.C.
1 Fundamentals of Computer Science Propositional Logic (Boolean Algebra)
CS 103 Discrete Structures Lecture 01 Introduction to the Course
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
1 Simplification of Boolean Functions:  An implementation of a Boolean Function requires the use of logic gates.  A smaller number of gates, with each.
Digital Logic Basics Chapter 2 S. Dandamudi To be used with S. Dandamudi, “Fundamentals of Computer Organization and Design,” Springer, 
Department of Computer Engineering
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC. K-Map (1)  Karnaugh Mapping is used to minimize the number of logic gates that are required in a digital circuit.
Karnaugh Maps References:
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. Circuit Optimization Logic and Computer Design Fundamentals.
ECE 2110: Introduction to Digital Systems PoS minimization Don’t care conditions.
ECE 3110: Introduction to Digital Systems Symplifying Products of sums using Karnaugh Maps.
Boolean Algebra Introduction Logical arguments are valid (or not) by virtue of their form, not content Example All men are mortal(premise 1) Harry is a.
Gate-Level Minimization
Computer Engineering (Logic Circuits) (Karnaugh Map)
Chapter3: Gate-Level Minimization Part 1 Origionally By Reham S. Al-Majed Imam Muhammad Bin Saud University.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
CS1Q Computer Systems Lecture 7
Ahmad Almulhem, KFUPM 2010 COE 202: Digital Logic Design Combinational Logic Part 3 Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:
XOR Operator A short digression… … to introduce another Boolean operation: exclusive- OR (XOR) ABA + B XOR.
Karnaugh Maps (K-Maps)
Computer Systems 1 Fundamentals of Computing Simplifying Boolean Expressions.
LOGIC CIRCUITLOGIC CIRCUIT. Goal To understand how digital a computer can work, at the lowest level. To understand what is possible and the limitations.
Boolean Algebra and Reduction Techniques
1 Digital Logic Design Week 5&6 cont’d Revision for Quiz 2/Exam.
Instructor: Alexander Stoytchev CprE 281: Digital Logic.
June 12, 2002© Howard Huang1 Karnaugh maps Last time we saw applications of Boolean logic to circuit design. – The basic Boolean operations are.
BOOLEAN ALGEBRA AND LOGIC SIMPLIFICATION
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC
THE K-MAP.
Karnaugh Map (K-Map) By Dr. M. Khamis Mrs. Dua’a Al Sinari.
Digital Logic (Karnaugh Map). Karnaugh Maps Karnaugh maps (K-maps) are graphical representations of boolean functions. One map cell corresponds to a row.
Digital Logic Design Basics Combinational Circuits Sequential Circuits Pu-Jen Cheng Adapted from the slides prepared by S. Dandamudi for the book, Fundamentals.
BOOLEAN ALGEBRA LOGIC GATES. Introduction British mathematician George Boole( ) was successful in finding the link between logic and mathematics.
Based on slides by:Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 7 – Karnaugh Maps.
K-maps and Decoders Prof. Sin-Min Lee Department of Computer Science.
CHAPTER 1 INTRODUCTION TO DIGITAL LOGIC:K-Map. K-Map (1)  Karnaugh Map provides a systematic method for simplifying Boolean expressions and may produce.
Mu.com.lec 9. Overview Gates, latches, memories and other logic components are used to design computer systems and their subsystems Good understanding.
Digital Systems Design 1 Signal Expressions Multiply out: F = ((X + Y)  Z) + (X  Y  Z) = (X  Z) + (Y  Z) + (X  Y  Z)
Assembly Lab1 - Review.
Lecture 4 Nand, Nor Gates, CS147 Circuit Minimization and
ECE 2110: Introduction to Digital Systems
Computer Organisation
CS 352 Introduction to Logic Design
EEL 3705 / 3705L Digital Logic Design
Modified from John Wakerly Lecture #2 and #3
Lecture 4 Sums of Product Circuits Simplification
BASIC & COMBINATIONAL LOGIC CIRCUIT
Karnaugh Mapping Karnaugh Mapping Digital Electronics
Karnaugh Mapping Digital Electronics
Karnaugh Mapping Karnaugh Mapping Digital Electronics
COE 202: Digital Logic Design Combinational Logic Part 3
Minimization of Switching Functions
Dr. Clincy Professor of CS
Overview Part 2 – Circuit Optimization
Presentation transcript:

Emerging Computing Technologies Some slides that are not my own, come from various sources. These sources will be listed at the end of each set of slides corresponding to one lecture. Additional materials on my Web Page

Emerging Computing Technologies My room: My room: FAB Everybody is welcome to come to my room to introduce yourself and ask questions. Professor: Marek Perkowski

Emerging Computing Technologies Introduction Grading What is this class about Example of a covering problem Shortest intro to EXOR logic First homework Lecture 1 Lecture 1 Introduction and Administrativia

Do not take notes All slides will be on my webpage All homework and project explanations will be on my webpage

I do not assume much background knowledge from you Basic Boolean Logic Basic graph theory Basic programming skills in Basic or C, C++ Basic linear algebra

The good news is that I will review much of this background material Also, there will be additional meetings just to review the material and solve problems. Participation in those meetings is not mandatory, and you can get an A without participating. However, participating will help you in homeworks and projects.

Mr. Jacob Biamonte will help me as a TA for this class. Please communicate with him and he will relate your questions to me All homeworks, projects and final exam will be graded by me only.

Goals of this class u Do you know what technologies are believed to dominate in 30 years from now in computing and communication? Here you will learn. –Some top specialists from NASA believe that quantum computing will be in mainstream soon. u Do you want to design circuits and algorithms for emerging computing technologies? This class will help. I will teach both fundamentals and applications. u Teach about relations between concepts, circuits, data structures, algorithms and architectures. u The algorithms and concepts presented in this class are very general. They can be used in several future technologies. u We will concentrate on basic concepts and algorithms and will illustrate applications. This is not physics or mathematics class.

Objective of Subject u Both theory and practical applications. u Do not be scared that you have to present your oral presentations in English. u If I speak too quickly, please tell me. slow down – I will slow down. – Really!! Do not be too nice! u There will be homeworks and exams. You have to solve problems systematically. u I will give you some challenging research problems that nobody solved or even formulated. but it is not mandatory, –You can work on them and we can publish them, but it is not mandatory, only for those who like a challenge.

Objective of Subject u Students will learn about techniques of specifying fundamental computer and communication blocks on level of algorithms and circuits. u These techniques can be used to Computer, Digital Signal Processing (DSP), Communication and Image Processing architectures. You can use your own examples. u At the end, some recent research papers from top conferences and journals will be discussed to show the modern research areas and hot topics. FPGAs u Modern realization technologies will be presented, FPGAs u Unified approach to many problems. u After completing the class students should be able to understand the fundamentals and role of emerging technologies

Homeworks u Homeworks will be to solve practical problems illustrating the algorithms and data structures. u To allow early problem-solving experiences, early emphasis will be on reversible logic and cellular automata. animated PowerPoint u One homework will be to create an animated PowerPoint presentation and present it in the class.

Grading System u Homeworks = 35 % u Midterm = 15 % u Final Exam = 20 % u Project = 30 % –Final examination (in class, you will have a lot of time) - Questions from all the course, but with emphasis on the second half of the course. –Midterm Examination (open book, in class) –Homeworks, including student presentations –Project: »programming »theoretical work »literature study »designs using methods from the class

Remember that the midterm exam is: Remember that I really want to help you to be successful in this class and obtain a good grade. Do not be afraid to speak in English, it is better to speak with mistakes than to avoid communication

TEXTBOOK u Marinescu and Marinescu, –“Approaching Quantum Computing”. u Strongly Recommended Michael A. Nielsen and Isaac L. Chuang Quantum Computation and Quantum Information –This textbook is the most popular in USA and is used in top universities –It has many examples and its language is quite easy. –Even if you do not understand my English, you can learn from this textbook to get a grade of A in this class. My examples and additional material that I will teach is just to help to illustrate the ideas better. They will be NOT required in homeworks and exams. –The material from the book will be on slides. All slides can be printed and used to learn the material. u Background –Randy Katz, Contemporary Logic Design, Benjamin/Cummings, This book is already used in KAIST.

Other Information u There is a WWW Home page for the class. I will keep updating it every day, also to reflect a feedback from you. u All PowerPoint 4.0 slides you see here, plus a Postscript printable version with 6 slides per page will be available. u Lectures will be available within 24 hours after the lecture is given (mainly because I will be completing the lectures on Sunday nights and Monday mornings prior to the lecture). u All sorts of other info will be there as well. u Class announcements will appear in the “class schedule” pages of this class at the WWW page of Marek Perkowski. u Much additional material is on my entire webpage, but using it is not mandatory. Especially look to my publications.

Other Information Internet Explorer u Use Internet Explorer or Netscape to view these pages. u Send s with questions. u If you are shy to ask in class or want to be anonymous, please leave me a question on a paper sheet before class on the desk. u I will post news for class students of this group. I presume that it is read within 2 or 3 working days. YOU ARE RESPONSIBLE FOR READING THE NEWS IN CLASS SCHEDULE LINK!

Any Other Administrative Details? u ! Now is the time to ask Additional Monday meeting Friday meetings

Karnaugh Map True minterm False minterm Gray Code Gray code provides that the adjacent geometrically cells (minterms) are adjacent in sense of Hamming distance, they differ in one Boolean value only Natural number of the cell

Please review u Karnaugh Maps (Kmaps, for short) for 2,3,4 and 5 variables. u The adjacent cells - geometrically and in the sense of Hamming distance. u Enumeration of cells (minterms) u Don’t care minterms and how to use them u How to find prime implicants u How to find Sum-of-Products (SOP) Covers of sets of true minterms with prime implicants. u What are essential prime implicants and distinct vertices. –Distinct vertices are minterms that are covered by only one prime –Essential primes are primes that cover distinct vertices

Karnaugh Map Sum of Products Logic Draw and analyze the schematics The cover shown here is: X’Y’+X’Z’+ W’Y’Z+ W’XY+YZ’ This cover is not minimal

Karnaugh Map A better cover has the following primes: +X’Y’ (essential) + YZ’ (essential) +W’XZ(non -essential) Now you can prove that this cover is exact minimal solution Observe that the grey prime from previous slide is now redundant (X’Z’)

Covering, set covering, unate covering This process is a constructive proof that the solution is minimum

Karnaugh Map Exclusive Sum of Products Logic Draw and analyze the schematics Even/Odd Covering Exclusive Sum of Products Logic ESOP is the following: W’Y’  YZ’  W’Z  W’X’Z

Exclusive Sum of Products Logic This is the best ESOP and in this case also the same groups are used in the best SOP. This is because the groups are disjoint. Improvement: W’Y’  YZ’  W’Z  W’X’Z = W’Y’  YZ’  W’Z(1  X’)= W’Y’  YZ’  W’ZX

Short Review of Exor Logic u A  A = 0 u A  A’ = 1 u A  1=A’ u A’  1=A u A  0=A u A  B= B  A u A B = B A u A(B  C) = AB  AC u A+B = A  B  AB u A+B = A  B when AB = 0 u A  (B  C) = (A  B)  C u (A B) C = A (B C) u A+B = A  B  AB = A  B(1  A) = A  BA’ These rules are sufficient to minimize Exclusive Sum of Product expression for small number of variables We will use these rules in the class for all kinds of reversible, quantum, optical, etc. logic. Try to remember them or put them to your “creepsheet”.

Natural number of the cell This ESOP is : W’X’  YZ Learn how to design graphically such solutions

What should you review for next time? u Please review the Kmap, implicants and covering from any undergraduate textbook such as Roth or Katz u Review basic Boolean algebra, De Morgan rules, factorization and flip-flops (D,T,JK). u You should be able to take arbitrary Kmap of 5 variables, truth table, netlist or expression and convert it to a truth table or Kmap. u Next you should be able to minimize it and draw a schematic with gates such as EXOR, NAND, NOR, etc. u You should be able to reformulate problem expressed in English as a Boolean minimization or decision problem. u SOP and ESOP logic and circuits. u These are the minimum information to start practical design problems.

Homework number 1 (Due Monday) u Generate a random, but rather complex (not trivial) function of three variables. u Draw the Kmap for this function u Find the minimal ESOP u Draw the circuit using standard logic gates such as AND, NOT and EXOR for this circuit. u Draw the quantum notation circuit with reversible Toffoli and Feynman gates for this circuit. u Rewrite each Toffoli gate to a composition of CV, CV + and Feynman gates. u The CV and CV + gates are explained in lecture which will be covered next meeting. u Feynman is a controlled NOT gate. If control is zero then nothing is changed in data wire. If control is one, then the data wire acts as an inverter. u CV is a controlled square root of NOT gate. If control is zero the data wire works as identity. If control is one then data acts as a square root of NOT. Two gates V or square root of NOT in series are an inverter. u CV + is an inverse gate of CV. CV connected in series with CV acts as Feynman. V connected in series with V acts as inverter. u CV connected in series with CV + acts as identity on two wires. V connected in series with V + acts as identity on single qubit. u After rewriting to CV +, CV and CNOT (Feynman) try to shift gates, if possible, and next apply identities to simplify the circuit Your next task will be to learn from Jake how to use a quantum simulator. You will convert your ESOP circuit to quantum gate, simulate it, insert errors and simulate again.