Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography Nada Amin 1, William Thies 2, Saman Amarasinghe 1 1 Massachusetts Institute.

Slides:



Advertisements
Similar presentations
Verilog Fundamentals Shubham Singh Junior Undergrad. Electrical Engineering.
Advertisements

NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Behavioral Synthesis Outline –Synthesis Procedure –Example –Domain-Specific Synthesis –Silicon Compilers –Example Tools Goal –Understand behavioral synthesis.
Monolithic Microfabricated Valves and Pumps by Multilayer Soft Lithography EECE 491C Unger et al. (Quake group, CALTECH) Science, 2000.
02/02/20091 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Microfluidic Biochips: Design, Programming, and Optimization Bill Thies Joint work with Vaishnavi Ananthanarayanan, J.P. Urbanski, Nada Amin, David.
Physical Design Outline –What is Physical Design –Design Methods –Design Styles –Analysis and Verification Goal –Understand physical design topics Reading.
1/31/20081 Logic devices can be classified into two broad categories Fixed Programmable Programmable Logic Device Introduction Lecture Notes – Lab 2.
Towards a Programming Language for Biology Protocols Bill Thies Joint work with Vaishnavi Ananthanarayanan Microsoft Research India.
ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.
CS294-6 Reconfigurable Computing Day 3 September 1, 1998 Requirements for Computing Devices.
ELEN468 Lecture 11 ELEN468 Advanced Logic Design Lecture 1Introduction.
Technologies for Healthcare Delivery Bill Thies Microsoft Research India Joint work with Vaishnavi Ananthanarayanan, Michael Paik, Manish Bhardwaj, Emma.
ENEE 644 Dr. Ankur Srivastava Office: 1349 A.V. Williams URL: Computer-Aided Design of.
Programmable Microfluidics Bill Thies Computer Science and Artificial Intelligence Laboratory Massachusetts Institute of Technology UC Berkeley – October.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Design and Verification Tools for Continuous Fluid Flow- based Microfluidic Devices Jeffrey McDaniel, Auralila Baez, Brian Crites, Aditya Tammewar, Philip.
Bringing Programmability to Experimental Biology Bill Thies Joint work with Vaishnavi Ananthanarayanan, J.P. Urbanski, Nada Amin, David Craig, Jeremy Gunawardena,
Area-I/O Flip-Chip Routing for Chip-Package Co-Design Progress Report 方家偉、張耀文、何冠賢 The Electronic Design Automation Laboratory Graduate Institute of Electronics.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Microfluidics Technology Fair, October 3, 2006 Parallel Integrated Bioreactor Arrays for Bioprocess Development Harry Lee, Paolo Boccazzi, Rajeev Ram,
Programmable Microfluidics Using Soft Lithography J.P. Urbanski Advisor: Todd Thorsen Hatsopoulos Microfluidics Lab, MIT January 25/2006.
CAD for Physical Design of VLSI Circuits
Automatic Synthesis of Microfluidic Large Scale Integration Chips from a Domain-Specific Language Jeffrey McDaniel, Christopher Curtis, Philip Brisk University.
New Modeling Techniques for the Global Routing Problem Anthony Vannelli Department of Electrical and Computer Engineering University of Waterloo Waterloo,
1 Sequential Digital Circuits Alexander Titov 11 October 2014.
CMP 4202: VLSI System Design Lecturer: Geofrey Bakkabulindi
Development of a Modular Microfluidic Peristaltic Pump and Valve System Jacob Hughey ¶, Matt Pfister ¶, Adam Dyess ¶, Michael Moustoukas ¶ Advisor: John.
1 CS612 Algorithms for Electronic Design Automation CS 612 – Lecture 8 Lecture 8 Network Flow Based Modeling Mustafa Ozdal Computer Engineering Department,
1 Moore’s Law in Microprocessors Pentium® proc P Year Transistors.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
Programmable Microfluidics William Thies*, J.P. Urbanski †, Mats Cooper †, David Wentzlaff*, Todd Thorsen †, and Saman Amarasinghe * * Computer Science.
COE 405 Design and Modeling of Digital Systems
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
A SAT-Based Routing Algorithm for Cross-Referencing Biochips Ping-Hung Yuh 1, Cliff Chiung-Yu Lin 2, Tsung- Wei Huang 3, Tsung-Yi Ho 3, Chia-Lin Yang 4,
ECE 3110: Introduction to Digital Systems Introduction (Contd.)
Computer Evolution. ENIAC - background Electronic Numerical Integrator And Computer Eckert and Mauchly University of Pennsylvania Trajectory tables for.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
Abstraction And Technology 1 Comp 411 – Fall /28/06 Computer Abstractions and Technology 1. Layer Cakes 2. Computers are translators 3. Switches.
A Nanoliter-Scale Nucleic Acid Processor with Parallel Architecture Jong Wook Hong, Vincent Studer, Giao Hang, W French Andreson, Stephen R Quake presented.
IMPLEMENTATION OF MIPS 64 WITH VERILOG HARDWARE DESIGN LANGUAGE BY PRAMOD MENON CET520 S’03.
Penn ESE534 Spring DeHon 1 ESE534: Computer Organization Day 5: February 1, 2010 Memories.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
Abstraction Layers for Scalable Microfluidic Biocomputers William Thies*, J.P. Urbanski †, Todd Thorsen † and Saman Amarasinghe * * Computer Science and.
Towards Programmable Microfluidics William Thies
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Main memory Processor Bus Cache memory Figure 1.5.The processor cache.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
MICROCHANNEL DESIGN ISSUES Susan Beatty Anne Samuel Kunal Thaker.
Computer Architecture
Team: (Left to Right) Zachary Heifferon, Zachary Santagata, Patrick Crilly, Kenneth Bean, Michael Dushkoff, Kevin Cho, Adam Wardas, Harold Paschal (Guide)
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.
EEE2135 Digital Logic Design Chapter 1. Introduction
Microreactors: materials, fabrication, catalysis
Stateless Combinational Logic and State Circuits
Paper Microfluidic Devices
Architecture & Organization 1
Elena Maftei Technical University of Denmark DTU Informatics
Computer Architecture and Organization
Programmable Microfluidics Bill Thies Joint work with J. P
Architecture & Organization 1
BIC 10503: COMPUTER ARCHITECTURE
Microfluidic Biochips
HIGH LEVEL SYNTHESIS.
COMS 361 Computer Organization
Presentation transcript:

Computer-Aided Design for Microfluidic Chips Based on Multilayer Soft Lithography Nada Amin 1, William Thies 2, Saman Amarasinghe 1 1 Massachusetts Institute of Technology 2 Microsoft Research India International Conference on Computer Design October 5, 2009

Microfluidic Chips Idea: a whole biology lab on a single chip –Input/output –Sensors: pH, glucose, temperature, etc. –Actuators: mixing, PCR, electrophoresis, cell lysis, etc. Benefits: –Small sample volumes –High throughput –Low-cost Applications: –Biochemistry - Cell biology –Biological computing 1 mm 10x real-time

Moore’s Law of Microfluidics: Valve Density Doubles Every 4 Months Source: Fluidigm Corporation (

Moore’s Law of Microfluidics: Valve Density Doubles Every 4 Months Source: Fluidigm Corporation (

Current Practice: Manage Gate-Level Details from Design to Operation For every change in the experiment or the chip design: 1. Manually draw in AutoCAD 2. Operate each gate from LabView fabricate chip

Abstraction Layers for Microfluidics C x86 Pentium III, Pentium IV Silicon Analog transistors, registers, … Fluidic Instruction Set Architecture (ISA) - primitives for I/O, storage, transport, mixing Protocol Description Language - architecture-independent protocol description Fluidic Hardware Primitives - valves, multiplexers, mixers, latches chip 1chip 2chip 3

Abstraction Layers for Microfluidics Fluidic Instruction Set Architecture (ISA) - primitives for I/O, storage, transport, mixing Protocol Description Language - architecture-independent protocol description Fluidic Hardware Primitives - valves, multiplexers, mixers, latches chip 1chip 2chip 3 BioStream Language [IWBDA 2009] Contributions Optimized Compilation [Natural Computing 2007] Demonstrate Portability [DNA 2006] Micado AutoCAD Plugin [MIT 2008, ICCD 2009] Digital Sample Control Using Soft Lithography [Lab on a Chip ‘06]

Continuous flow of fluids (or droplets) through fixed channels [Whitesides, Quake, Thorsen, …] Pro: –Smaller sample sizes –Made-to-order availability [Stanford] –More traction in biology community Droplets vs. Continuous Flow Digital manipulation of droplets on an electrode array [Chakrabarty, Fair, Gascoyne, Kim, …] Pro: –Reconfigurable routing –Electrical control –More traction in CAD community Source: Chakrabarty et al, Duke University

Primitive 1: A Valve (Quake et al.) Control Layer Flow Layer

Primitive 1: A Valve (Quake et al.) Control Layer Flow Layer

Primitive 1: A Valve (Quake et al.) Control Layer Flow Layer

Primitive 1: A Valve (Quake et al.) Control Layer Flow Layer

Primitive 1: A Valve (Quake et al.) Control Layer Flow Layer pressurized control port

Primitive 2: A Multiplexer (Thorsen et al.) Bit 2Bit 1Bit Input Output 0 Output 7 Output 6 Output 5 Output 4 Output 3 Output 2 Output 1 flow layer control layer

Primitive 2: A Multiplexer (Thorsen et al.) Bit 2Bit 1Bit Input Output 0 Output 7 Output 6 Output 5 Output 4 Output 3 Output 2 Output 1 Example: select 3 = 011 flow layer control layer

Primitive 2: A Multiplexer (Thorsen et al.) Bit 2Bit 1Bit Input Output 0 Output 7 Output 6 Output 5 Output 4 Output 3 Output 2 Output 1 Example: select 3 = 011 flow layer control layer

Primitive 2: A Multiplexer (Thorsen et al.) Bit 2Bit 1Bit Input Output 0 Output 7 Output 6 Output 5 Output 4 Output 3 Output 2 Output 1 Example: select 3 = 011 flow layer control layer

Primitive 3: A Mixer (Quake et al.) 1. Load sample on bottom 2. Load sample on top 3. Peristaltic pumping Rotary Mixing

CAD Tools for Microfluidic Chips Goal: automate placement, routing, control of microfluidic features Why is this different than electronic CAD?

CAD Tools for Microfluidic Chips Goal: automate placement, routing, control of microfluidic features Why is this different than electronic CAD? 1. Control ports (I/O pins) are bottleneck to scalability –Pressurized control signals cannot yet be generated on-chip –Thus, each logical set of valves requires its own I/O port 2. Control signals correlated due to continuous flows  Demand & opportunity for minimizing control logic pipelined flowcontinuous flow

Our Paper: Automatic Generation of Control Layer

1. Describe Fluidic ISA

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports 5. Generate an interactive GUI

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports 5. Generate an interactive GUI

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports 5. Generate an interactive GUI

Our Paper: Automatic Generation of Control Layer 1. Describe Fluidic ISA 2. Infer control valves 3. Infer control sharing 4. Route valves to control ports 5. Generate an interactive GUI

1. Describe a Fluidic ISA Hierarchical and composable flow declarations Sequential flow P 1  P 2 AND-flow F 1 Λ F 2 OR-flow F 1 \/ F 2 Mixing mix(F) Pumped flow pump(F) P 1 P 2 F1F1 F2F2 F1F1 F2F2 or F F F1F1 F2F2

1. Describe a Fluidic ISA

mix-and-store (S 1, S 2, D) { 1. in 1  top  out 2. in 2  bot  out 3. mix(top  bot-left  bot-right  top) 4. wash  bot-right  top  bot-left  store } 50x real-time

2. Infer Control Valves

3. Infer Control Sharing

Column Compatibility Problem - NP-hard - Reducible to graph coloring

3. Infer Control Sharing Column Compatibility Problem - NP-hard - Reducible to graph coloring

3. Infer Control Sharing Column Compatibility Problem - NP-hard - Reducible to graph coloring

3. Infer Control Sharing Column Compatibility Problem - NP-hard - Reducible to graph coloring

3. Infer Control Sharing Column Compatibility Problem - NP-hard - Reducible to graph coloring

4. Route Valves to Control Ports Build on recent algorithm for simultaneous pin assignment & routing [Xiang et al., 2001] Idea: min cost - max flow from valves to ports Our contribution: extend algorithm to allow sharing – Previous capacity constraint on each edge: – Modified capacity constraint on each edge:  Solve with linear programming, allowing sharing where beneficial f 1 + f 2 + f 3 + f 4 + f 5 + f 6 ≤ 1 max(f 1, f 4 ) + max(f 2, f 3 ) + f 5 + f 6 ≤ 1

4. Route Valves to Control Ports Build on recent algorithm for simultaneous pin assignment & routing [Xiang et al., 2001] Idea: min cost - max flow from valves to ports Our contribution: extend algorithm to allow sharing – Previous capacity constraint on each edge: – Modified capacity constraint on each edge:  Solve with linear programming, allowing sharing where beneficial f 1 + f 2 + f 3 + f 4 + f 5 + f 6 ≤ 1 max(f 1, f 4 ) + max(f 2, f 3 ) + f 5 + f 6 ≤ 1

Micado: An AutoCAD Plugin Implements ISA, control inference, routing, GUI export –Using slightly older algorithms than presented here [Amin ‘08] –Parameterized design rules –Incremental construction of chips Realistic use by at least 3 microfluidic researchers Freely available at:

Embryonic Cell Culture Courtesy J.P. Urbanski

Metabolite Detector Courtesy J.P. Urbanski

Cell Culture with Waveform Generator Courtesy David Craig

Open Problems Automate the design of the flow layer –Hardware description language for microfluidics –Define parameterized and reusable modules Replicate and pack a primitive as densely as possible –How many cell cultures can you fit on a chip? Support additional primitives and functionality –Metering volumes –Sieve valves –Alternate mixers –Separation primitives –…

Conclusions Microfluidics represents a rich new playground for CAD researchers Two immediate goals: –Enable designs to scale –Enable non-experts to design their own chips Micado is a first step towards these goals –Hierarchical ISA for microfluidics –Inference and minimization of control logic –Routing shared channels to control ports –Generation of an interactive GUI Courtesy J.P. Urbanski