MSE 2005 Reconfigurable Computing (RC) being Mainstream: Torpedoed by Education Reiner Hartenstein TU Kaiserslautern International Conference on Microelectronic.

Slides:



Advertisements
Similar presentations
CASES 2002 Intl Conference on Compilers, Architectures and Synthesis for Embedded Systems Embedded Architectures: Configurable, Re-configurable, or what?
Advertisements

Reconfigurable Computing After a Decade: A New Perspective and Challenges For Hardware-Software Co-Design and Development Tirumale K Ramesh, Ph.D. Boeing.
FPGA (Field Programmable Gate Array)
The von Neumann Syndrome Reiner Hartenstein TU Kaiserslautern TU Delft, Sept 28, (v.2)
Reconfigurable Supercomputing means to brave the paradigm chasm Reiner Hartenstein HiPEAC Workshop on Reconfigurable Computing Ghent, Belgium January 28,
Device Tradeoffs Greg Stitt ECE Department University of Florida.
Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.
Reconfigurable Supercomputing: Hindernisse und Chancen Reiner Hartenstein TU Kaiserslautern Universität Mannheim, 13. Dez
ISICT 2005 Supercomputing going Reconfigurable Reiner Hartenstein TU Kaiserslautern Jan. 4-6, 2005, Capetown, South Africa.
IPDPS 2004 Software or Configware? About the Digital Divide of Parallel Computing Reiner Hartenstein TU Kaiserslautern Santa Fe, NM, April , 2004.
From Organic Computing to Reconfigurable Computing Reiner Hartenstein TU Kaiserslautern PASA, Frankfurt, March 16, 2006.
Reconfigurable HPC Reconfigurable HPC part 1 Introduction Reiner Hartenstein TU Kaiserslautern May 14, 2004, TU Tallinn, Estonia.
Reconfigurable Computing: What, Why, and Implications for Design Automation André DeHon and John Wawrzynek June 23, 1999 BRASS Project University of California.
Extensible Processors. 2 ASIP Gain performance by:  Specialized hardware for the whole application (ASIC). −  Almost no flexibility. −High cost.  Use.
Seminar at Kyushu University Reconfigurable Technologies (1) Reiner Hartenstein TU Kaiserslautern July 23, 2004, Fukuoka, Japan.
Configurable System-on-Chip: Xilinx EDK
Operating Systems CS208. What is Operating System? It is a program. It is the first piece of software to run after the system boots. It coordinates the.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
SSS 4/9/99CMU Reconfigurable Computing1 The CMU Reconfigurable Computing Project April 9, 1999 Mihai Budiu
CS curricula update proposed: by adding Reconfigurable Computing Reiner Hartenstein TU Kaiserslautern EAB meeting, Philadelphia,1 Nov 2005.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
1 Instant replay  The semester was split into roughly four parts. —The 1st quarter covered instruction set architectures—the connection between software.
Information Technology
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
The Transdisciplinary Responsibility of CS Curricula Reiner Hartenstein TU Kaiserslautern San Diego, CA, USA, June , 2006 THE NINTH WORLD CONFERENCE.
CS 1308 Computer Literacy and the Internet Computer Systems Organization.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
 Design model for a computer  Named after John von Neuman  Instructions that tell the computer what to do are stored in memory  Stored program Memory.
1/24 Information Technology Definition and Curriculum.
COMPUTER SCIENCE &ENGINEERING Compiled code acceleration on FPGAs W. Najjar, B.Buyukkurt, Z.Guo, J. Villareal, J. Cortes, A. Mitra Computer Science & Engineering.
Chapter 5: Computer Systems Organization Invitation to Computer Science, Java Version, Third Edition.
VLSI & ECAD LAB Introduction.
J. Christiansen, CERN - EP/MIC
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
The variety Of Processors And Computational Engines CS – 355 Chapter- 4 `
CS1104 – Computer Organization PART 2: Computer Architecture Lecture 12 Overview and Concluding Remarks.
Chapter 8 CPU and Memory: Design, Implementation, and Enhancement The Architecture of Computer Hardware and Systems Software: An Information Technology.
VLSI-SoC 2001 IFIP - LIRMM Stream-based Arrays: Converging Design Flows for both, Reiner Hartenstein University of Kaiserslautern December 2- 4, 2001,
EE3A1 Computer Hardware and Digital Design
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Novel, Emerging Computing System Technologies Smart Technologies for Effective Reconfiguration: The FASTER approach.
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) Reconfigurable Architectures Forces that drive.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
Development of Programmable Architecture for Base-Band Processing S. Leung, A. Postula, Univ. of Queensland, Australia A. Hemani, Royal Institute of Tech.,
Computer Architecture 2 nd year (computer and Information Sc.)
Plenary Discussion John Impagliazzo Computing Curricula 2005.
CS 1308 Computer Literacy and the Internet. Objectives In this chapter, you will learn about:  The components of a computer system  Putting all the.
The von Neumann Syndrome calls for a Revolution Reiner Hartenstein TU Kaiserslautern Reno, NV, November 11, HPRCTA'07 - First.
Academic PowerPoint Computer System – Architecture.
CPU/BIOS/BUS CES Industries, Inc. Lesson 8.  Brain of the computer  It is a “Logical Child, that is brain dead”  It can only run programs, and follow.
Von Neumann Computers Article Authors: Rudolf Eigenman & David Lilja
1 - CPRE 583 (Reconfigurable Computing): Reconfigurable Computing Architectures Iowa State University (Ames) CPRE 583 Reconfigurable Computing Lecture.
CERN VISIONS LEP  web LHC  grid-cloud HL-LHC/FCC  ?? Proposal: von-Neumann  NON-Neumann Table 1: Nick Tredennick’s Paradigm Classification Scheme Early.
High Performance Computing1 High Performance Computing (CS 680) Lecture 2a: Overview of High Performance Processors * Jeremy R. Johnson *This lecture was.
IPDPS 2004 Software or Configware? About the Digital Divide of Parallel Computing Reiner Hartenstein TU Kaiserslautern Santa Fe, NM, April , 2004.
VU-Advanced Computer Architecture Lecture 1-Introduction 1 Advanced Computer Architecture CS 704 Advanced Computer Architecture Lecture 1.
Reconfigurable Computing1 Reconfigurable Computing Part II.
Introduction to Computers - Hardware
Computer Organization and Architecture Lecture 1 : Introduction
Memory COMPUTER ARCHITECTURE
ECE354 Embedded Systems Introduction C Andras Moritz.
Architecture & Organization 1
Teaching Computing to GCSE
Lecture 14 Virtual Memory and the Alpha Memory Hierarchy
Architecture & Organization 1
Embedded Architectures: Configurable, Re-configurable, or what?
The performance requirements for DSP applications continue to grow and the traditional solutions do not adequately address this new challenge Paradigm.
Computer Evolution and Performance
ECE 352 Digital System Fundamentals
Introduction to Computer Engineering
Chapter 4 The Von Neumann Model
Presentation transcript:

MSE 2005 Reconfigurable Computing (RC) being Mainstream: Torpedoed by Education Reiner Hartenstein TU Kaiserslautern International Conference on Microelectronic Systems Education, June 12, 2005, Anaheim, USA in conjunction with DAC

© 2005, TU Kaiserslautern 2 Apropos „reconfigurable“: soft hardware morphware ® [DARPA] programming morphware: software configware programming data streams: software flowware avoid confusing terminology

© 2005, TU Kaiserslautern 3 Programmer Education for microelectronic systems we also need “programmers” young people find molecular biology more fascinating this is one of the reasons of declining enrolment but our CS curricula are obsolete: the requirements of our labor market are ignored

© 2005, TU Kaiserslautern 4 >> The Wrong Roadmap << The Wrong Roadmap Our Curricula are obsolete The overdue new Basic Model Coarse Grain vs. Fine Grain Lobbying for RC Education

© 2005, TU Kaiserslautern 5 Objectives of RC are acceleration, flexibility, low cost, and, low power dissipation, mainly in: Embedded Systems Supercomputing, HPC (High Performance Computing)

© 2005, TU Kaiserslautern 6 N.N.: „Innovation for Prosperity“ (1) “ High performance computing [HPC] has been and will continue to be a key ingredient in America’s innovation capacity. It accelerates the innovation process by shrinking “time-to- insight” and “time-to-solution” for both discovery and invention ”

© 2005, TU Kaiserslautern 7 N.N.: „Innovation for Prosperity“ (2) in high performance computer architecture, however, time-to-insight stalled for more than a decade. the innovation process has been massively slowed down for a long time,

© 2005, TU Kaiserslautern 8 N.N.: „Innovation for Prosperity“ (3) impressive: all these respectable sponsors the HPC Initiative: how to force the wrong road map into private economy

© 2005, TU Kaiserslautern 9 the data-stream-based approach has no von Neumann bottle- neck … understand only this parallelism solution: the instruction-stream-based approach von Neumann bottle- necks ignored this more direct one

© 2005, TU Kaiserslautern 10 path of least resistance * : avoiding a paradigm shift Most researchers seem never to stop working on sophisticated solutions for marginal improvements continously ignoring methodologies promising speed-ups by orders of magnitude.... blinders to ignore the impact of morphware... continuing to bang their heads against the memory wall instead of *) [Michel Dubois]

© 2005, TU Kaiserslautern 11 They ignore, that Reconfigurability has become mainstream found by Google: termno. of links FPGA~ 1,580,000 FPGAs: the fastest growing segment of the microelectronics market ~ 6 bio US-$

© 2005, TU Kaiserslautern 12 By the way th International Conference on Field-Programmable Logic, Reconfigurable Computing and Applications (FPL) August 24 – 26, 2005, Tampere, Finland 364 submissions !... the oldest and largest conference in the field: reconf accel µ Proc going into every type of application ~ FPGA

© 2005, TU Kaiserslautern 13 Ignoring Ignoring Reconfigurable Computing (RC) is the completely wrong roadmap … massively higher performance is obtained by a fundamental paradigm shift. this is being changed recently by a (growing) minority in the HPC area.

© 2005, TU Kaiserslautern 14 Cray XD1 Ignoring Reconfigurable Computing is the completely wrong roadmap … … has delayed the time to insight by more than a decade. ############# 10

© 2005, TU Kaiserslautern 15 >> Our Curricula are obsolete << The Wrong Roadmap Our Curricula are obsolete The overdue new Basic Model Coarse Grain vs. Fine Grain Lobbying for RC Education

© 2005, TU Kaiserslautern 16 Bill Gates Speech by Bill Gates at a summit meeting of US state governors: "American high schools are obsolete." "The high schools of today teach kids about today's computers like on a 50-year-old mainframe. „Our high schools - even working exactly as designed - cannot teach our kids what they need to know today.“ „Without re-design for the needs of the 21st century, we will keep limiting - even ruining - the lives of millions of Americans every year." "Our high schools were designed 50 years ago to meet the needs of another age. „

© 2005, TU Kaiserslautern 17 carved out of stone The most important cultural revolution since the invention of text characters: it‘s not the mainframe It is the Microchip !

© 2005, TU Kaiserslautern 18 Bill Gates Speech by Bill Gates at a summit meeting of US state governors: "American high schools are obsolete.".... yields: high schools CS curricula Find & replace

© 2005, TU Kaiserslautern 19 R. H. R. H. at MSE 2005 (and earlier): „Our CS curricula are obsolete." The Universities of today teach students about today's computers like on a 50-year-old mainframe. Our CS departments - even working exactly as designed - cannot teach our students what they need to know today. Without re-design for the needs of the 21st century, we will keep limiting - even ruining - the lives of our graduates. The basic paradigm was designed 50 years ago to meet the needs of another age.

© 2005, TU Kaiserslautern 20 path of least resistance … … also by academic curriculum committees

© 2005, TU Kaiserslautern 21 Computing Curricula 2004 (1)

© 2005, TU Kaiserslautern 22 Computing Curricula 2004 (2) Joint Task Force for Computing Curricula 2004 Russell Shackelford, chair, CC2004 Task Force, chair, ACM Education Board. James H. Cross II, Auburn University, past VP IEEE Computer Society’s EAB*. Gordon Davies (retired), U.K.’s Open University. John Impagliazzo, Hofstra University Richard LeBlanc, Georgia Tech, Vice Chair ACM Education Board, a Team Chair for ABET’s Computing Accreditation Commission, Barry Lunt, Brigham Young University Andrew McGettrick, University of Strathclyde, Glasgow Robert Sloan, Univ. of Illinois at Chicago, member, EAB IEEE Computer Society. Heikki Topi, Bentley College, Waltham, MA. *) Eductional Activity Board

© 2005, TU Kaiserslautern 23 Computing Curricula 2004 (3) # not available Reconfigurable Computing

© 2005, TU Kaiserslautern 24 Computing Curricula 2004 (4) Within all 48 pages the term reconfigurable is not found – nor its synonyms the areas of configware and morphware are completely missing

© 2005, TU Kaiserslautern 25 Computing Curricula 2004 (5) … how it should be CONFIGWARE MORPHWARE morphware and configware added

© 2005, TU Kaiserslautern 26 Computing Curricula 2004 (6) The term „embedded systems“ almostignored. problem space seen: how it is

© 2005, TU Kaiserslautern 27 Computing Curricula 2004 (7) Configware Methods configware added Computer Hardware and Morphware Architecture morphware added problem space seen:

© 2005, TU Kaiserslautern 28 obsolete (1) general recommendations are obsolete CE recommendations are obsolete

© 2005, TU Kaiserslautern 29 Computing Curricula 2004 (8) Computer Engineering (1) Computer engineering is concerned with the design and construction of computers, and computer based systems. It involves the study of hardware, morphware, software, configware, communications, and the interaction among them. Computer engineering is concerned with the design and construction of computers, and computer based systems. It involves the study of hardware, software, communications, and the interaction among them. Its curriculum focuses on the theories, principles, and practices of relevant areas of traditional electrical engineering and mathematics, and applies them to the problems of designing computers and the many kinds of computer-based devices. CE curricula

© 2005, TU Kaiserslautern 30 Computing Curricula 2004 (9) Computer Engineering (2) Computer engineering students study the design of digital hardware/morphware systems, including computers, communications systems, and devices that contain computers. They also study software and configware development with a focus on software and configware used within and between digital devices (not the software programs directly used by computer users). The emphasis of the curriculum is on hardware/morphware more than software, and it has a very strong engineering flavor. Computer engineering students study the design of digital hardware systems, including computers, communications systems, and devices that contain computers. They also study software development with a focus on the software used within and between digital devices (not the software programs directly used by computer users). The emphasis of the curriculum is on hardware more than software, and it has a very strong engineering flavor. CE curricula

© 2005, TU Kaiserslautern 31 Computing Curricula 2004 (10) Currently, a dominant area within computing engineering is embedded systems, the development of devices that have software components embedded in hardware. For example, devices such as cell phones, digital audio players, digital video recorders, alarm systems, x-ray machines, and laser surgical tools all require integration of hardware and embedded software, and are all the result of computer engineering. Currently, a dominant area within computing engineering is embedded systems, the development of devices that have software and configware components embedded in hardware and morphware. For example, devices such as cell phones, digital audio players, digital video recorders, alarm systems, x-ray machines, and laser surgical tools all require integration of hardware, morphware, and embedded software, as well as embedded configware, and are all the result of computer engineering Computer Engineering (3) CE curricula

© 2005, TU Kaiserslautern 32 Embedded Software 99% of all microprocessors are used within embedded systems the code for embedded software doubles every 10 months typical CS graduates are not qualified for this labor market most programmers write embedded applications > 90% by the year 2010

© 2005, TU Kaiserslautern 33 obsolete (2) general recommendations are obsolete CS recommendations are obsolete

© 2005, TU Kaiserslautern 34 obsolete von Neumann‘s monopoly inside curricula is obsolete

© 2005, TU Kaiserslautern 35 >> The overdue new Basic Model << The Wrong Roadmap Our Curricula are obsolete The overdue new Basic Model Coarse Grain vs. Fine Grain Lobbying for RC Education

© 2005, TU Kaiserslautern 36 3 rd machine model became mainstream mainframe age main frame compile instruction- stream-based computer age (PC age) accel. design µ Proc. compile CS-related curricula are still here morphware age accel. recon- figur- able µ Proc. structurally programmable structurally programmable data- stream- based hard- wired new machine paradigm new machine paradigm

© 2005, TU Kaiserslautern 37 modern FPGA bestsellers: The new model is reality: FPGA fabrics, together with several µprocessors, several memory banks, and other IP cores, on the same COTS microchip

© 2005, TU Kaiserslautern 38 configware resources: variable Nick Tredennick’s Paradigm Shifts explain the differences 2 programming sources needed flowware algorithm: variable Configware Engineering Software Engineering 1 programming source needed algorithm: variable resources: fixed software CPU

© 2005, TU Kaiserslautern 39 Compilation: Software vs. Configware source program software compiler software code Software Engineering configware code mapper configware compiler scheduler flowware code source „ program “ Configware Engineering placement & routing data

© 2005, TU Kaiserslautern 40 Terminology clean-up Software: for scheduling instruction streams Flowware: for scheduling data streams Configware: for configuring morphware Programming sources: von Neumann primarily non-von Neumann

© 2005, TU Kaiserslautern 41 >> Coarse Grain vs. Fine Grain << The Wrong Roadmap Our Curricula are obsolete The overdue new Basic Model Coarse Grain vs. Fine Grain Lobbying for RC Education

© 2005, TU Kaiserslautern 42 coarse-grained reconfigurability FPGAs are fine-grained by using ~ 1 bit wide CLBs (configurable logic blocks) coarse-grained reconfigurable platforms use multi-bit wide PUs, e. g. ALU-like … … are much more area-efficient than FPGAs

© 2005, TU Kaiserslautern 43 coarse grain reconfigurable rDPU = reconfigurable datapath unit is not a CPU has no program counter rDPA = reconfigurable datapath array = array of rDPUs

© 2005, TU Kaiserslautern 44 commercial rDPA example: PACT XPP - XPU128 XPP128 rDPA Evaluation Board available, and XDS Development Tool with Simulator buses not shown rDPU Full 32 or 24 Bit Design working silicon 2 Configuration Hierarchies © PACT AG, (r) DPA

© 2005, TU Kaiserslautern 45 rDPA (coarse grain) vs. FPGA (fine grain) roughly: area efficiency (transistors/chip, orders of magnitude) hardwired 4 FPGA 2 µProc 0 rDPA 4 roughly: performanc e (MOPS/mW, orders of magnitude) hardwired 3 FPGA 2 µProc 0 rDPA 3 DSP 1 Status: ~1998 commodity in special cases much higher acceleration factors !

© 2005, TU Kaiserslautern 46 >> Lobbying for RC Education << The Wrong Roadmap Our Curricula are obsolete The overdue new Basic Model Coarse Grain vs. Fine Grain Lobbying for RC Education

© 2005, TU Kaiserslautern 47 growing awareness … demonstrated by Google: termno. of links Reconfigurable Computing ~ 68,400 …that the impact of morphware means a fundamental paradigm shift

© 2005, TU Kaiserslautern 48 more fascinating Dual paradigm CS & CE curricula including RC already for freshmen … could make the qualifications more offshoring-resistant … could be more fascinating to bring enrolment up again, provide the qualifications needed

© 2005, TU Kaiserslautern 49 Lobbying for RC education Special interest group with IEEE Computer Society Launch proposals to EAB, IEEE Computer Society mid’ July, Massachusetts Av, Washington, DC ? Push for a Special Issue of COMPUTER magazine Meetings ? end’ August, FPL, Tampere, Finland ? other proposals ? get involved ! give me your business card send me an

© 2005, TU Kaiserslautern 50 thank you

© 2005, TU Kaiserslautern 51 END

© 2005, TU Kaiserslautern 52 --

© 2005, TU Kaiserslautern 53 DPA morphware age r r From Software to Configware Industry structural personalization: RAM-based Repeat Success Story by a 2 nd Machine Paradigm ! Growing Configware Industry computer age (PC age) µ Proc. compile Procedural personalization via RAM-based. Machine Paradigm Software Industry 1) 2) Software Industry’s Secret of Success anti machine

© 2005, TU Kaiserslautern 54 Software / Configware Co-Compilation Analyzer / Profiler SW code SW compiler paradigm “vN" machine CW Code CW compiler anti machine paradigm Partitioner Resource Parameters supporting different platforms Juergen Becker’s CoDe-X, 1996 High level PL source FW Code

© 2005, TU Kaiserslautern 55 speed-up examples from 2004 & earlier platformapplication examplespeed-up factormethod PACT Xtreme 4-by-4 array [2003] 16 tap FIR filterx16 MOPS/mW straight forward MoM anti machine with DPLA* [1983] grid-based DRC** 1-metal 1-poly nMOS *** 256 reference patterns > x1000 (computation time) multiple aspects *) DPLA: MPC fabr. via E.I.S. multi univ. project key issue: algorithmic cleverness **) Design Rule Check CPU 2 FPGA [FPGA 2004] migrate several simple application exampes x7 – x46 (compute time) hi level synthesis ***) for 10-metal 3-poly cMOS expected: >> x10,000 DSP 2 FPGA [Xilinx ] from fastest DSP: 10 gMACs to 1 teraMAC X 100 (compute time) not spec. 2) Wim Roelandts

© 2005, TU Kaiserslautern 56 hypothetical branching example to illustrate time-to-space migration *) if no intermed. storage in register file C = 1 simple conservative CPU example memory cycles nano seconds if C then read A read instruction1100 instruction decoding read operand*1100 operate & reg. transfers if not C then read B read instruction1100 instruction decoding add & store read instruction1100 instruction decoding operate & reg. transfers store result1100 total 5500 S = R + (if C then A else B endif); S + ABR C clock 200 MHz (5 nanosec) =1 section of a major pipe network on rDPU no memory cycles: speed-up factor = 100

© 2005, TU Kaiserslautern 57 Earth Simulator 5120 Processors, 5000 pins each ES 20: TFLOPS Crossbar weight: 220 t, 3000 km of cable, moving data around inside the

© 2005, TU Kaiserslautern 58 data are moved around by software (slower than CPU clock by 2 orders of magnitude) i.e. by memory-cycle-hungry instruction streams which fully hit the memory wall extremely unbalanced stolen from Bob Colwell CPU