Quiz: Lead/Lag Network Determine the transfer function V O (s)/V D (s) for the lead-lag network shown: VDVD VOVO 200  5000  2000  100 .01 uf VCO PD.

Slides:



Advertisements
Similar presentations
A Stabilization Technique for Phase-Locked Frequency Synthesizers Tai-Cheng Lee and Behzad Razavi IEEE Journal of Solid-State Circuits, Vol. 38, June 2003.
Advertisements

Charge Pump PLL.
Introduction to Electronic Circuit Design
Quiz: Lead/Lag Network 1.Determine the transfer function V O (s)/V  (s) for the lead-lag network shown. 2.Compute DC Gain, Pole Frequency, and Zero Frequency.
Lecture Notes Part 4 ET 483b Sequential Control and Data Acquisition
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
Lock-in amplifiers Signals and noise Frequency dependence of noise Low frequency ~ 1 / f –example: temperature (0.1 Hz), pressure.
Chapter 7 System Compensation (Linear Control System Design)
Quiz: Find an expression for in terms of the component symbols.
Lecture 8: Clock Distribution, PLL & DLL
 Phase detector:  Loop filter:  VCO: Phase Locked Loop (PLL) Design by Akin Akturk and Zeynep Dilli Figure 1: Basic PLL building blocks.
Oct 11, 2005CS477: Analog and Digital Communications1 FM Generation and Detection Analog and Digital Communications Autumn
EE311: Junior EE Lab Phase Locked Loop J. Carroll 9/3/02.
Phase Lock Loop EE174 – SJSU Tan Nguyen.
Phase Locked Loop Design Matt Knoll Engineering 315.
FM MODULATION AND DEMODULATION. A NGLE M ODULATION To generate angle modulation, the amplitude of the modulated carrier is held constant and either the.
Chapter 5 Problems ECET 214 Prof. Park NJIT.
Ayman Khattab Mohamed Saleh Mostafa El-Khouly Tarek El-Rifai
FM Demodulation Dr. Ali Muqaibel.
Ch7 Operational Amplifiers and Op Amp Circuits
Lock-in amplifiers
Lecture 22: PLLs and DLLs. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 22: PLLs and DLLs2 Outline  Clock System Architecture  Phase-Locked Loops  Delay-Locked.
1 Phase-Locked Loop. 2 Phase-Locked Loop in RF Receiver BPF1BPF2LNA LO MixerBPF3IF Amp Demodulator Antenna RF front end PD Loop Filter 1/N Ref. VCO Phase-
Special Topic-I PLL Basics and Design By, Anil Kumar Ram Rakhyani (akram)
1. 2 LOOP DYNAMICS To keep track of deviations from the free-running frequency,
Phase-Locked Loop Design S emiconducto r S imulation L aboratory Phase-locked loops: Building blocks in receivers and other communication electronics Main.
OPA348 High Pass Filter Tim Green, MGTS Precision Linear Analog Applications July 9,
CHAPTER 15 Special ICs. Objectives Describe and Analyze: Common Mode vs. Differential Instrumentation Amps Optoisolators VCOs & PLLs Other Special ICs.
Modern Control System EKT 308
Chapter 10 Analog Systems
1 ECE1352F – Topic Presentation - ADPLL By Selvakkumaran S.
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Solid State Microwave Oscillators Convert dc energy to microwave signals Can be used as generators in all communication systems, radars, electronic counter.
Outline Transmitters (Chapters 3 and 4, Source Coding and Modulation) (week 1 and 2) Receivers (Chapter 5) (week 3 and 4) Received Signal Synchronization.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
TDTL Architecture with Fast Error Correction Technique
TELECOMMUNICATIONS Dr. Hugh Blanton ENTC 4307/ENTC 5307.
Oct 13, 2005CS477: Analog and Digital Communications1 PLL and Noise in Analog Systems Analog and Digital Communications Autumn
111 Communications Fall 2008 NCTU EE Tzu-Hsien Sang.
1 Amplifiers. Equivalent Circuit of a Voltage Amplifier G vo V i IoIo RoRo VoVo ViVi RiRi IiIi Amplifier ViVi VoVo (a) Black Box Representation.
A Freq. Resp. Example (PID) Wednesday 25 Oct 2013 EE 401: Control Systems Analysis and Design A Radar Tracking System  Design a PID controller  Specs:
Chapter 6: Frequency Domain Anaysis
DC-DC Fundamentals 1.5 Converter Control. What is Converter Control? A converter can provide a constant voltage output at various condition because of.
Lecture 22: Frequency Response Analysis (Pt II) 1.Conclusion of Bode plot construction 2.Relative stability 3.System identification example ME 431, Lecture.
Since we are free to choose the VCO characteristics, we can use the fact that, for a simple lag compensator: For the simple RC lag compensator k A = 1.
CommunicationElectronics Principles & Applications Chapter 5 Frequency Modulation Circuits.
11. FM Receiver Circuits. FM Reception RF Amplifiers Limiters
TUTORIAL EKT 308 Computer Network. Question 1 1. a) Differentiate between open loop and closed loop control systems. b) Explain positive features of feedback.
SUPERHETERODYNE SPECTRUM ANALYZER. TOPICS Superheterodyne spectrum analyzer – Basic architecture – Frequency resolution – Sweep time – Video section.
S Transmission Methods in Telecommunication Systems (4 cr) Carrier Wave Modulation Systems.
Eeng Chapter 4 Bandpass Circuits   Limiters   Mixers, Upconverters and Downconverters   Detectors, Envelope Detector, Product Detector  
Exercise 1 Suppose we have a simple mass, spring, and damper problem. Find The modeling equation of this system (F input, x output). The transfer function.
PLL Sub System4 PLL Loop Filter parameters: Loop Type and Order
Block Diagram of FM Receiver. FM Receivers FM receivers, like AM receivers, utilize the superheterodyne principle, but they operate at much higher frequencies.
Demodulation/ Detection Chapter 4
Operational Amplifiers
EE 597G/CSE 578A Final Project
Operational Amplifiers
Lock-in amplifiers
PART 3:GENERATION AND DETECTION OF ANGLE MODULATION
Timing Synchronization with Band Edge Filters
Basic Design of PID Controller
Lesson 7: Anti-Aliasing Filtering
Decision-directed Joint Tracking Loop for Carrier Phase and Symbol Timing in QAM Project 2 ECE283 Fall 2004.
Phase-Locked Loop Design
Data Acquisition System in Silicon Carbide
DATA COMMUNICATION Lecture-13.
Lecture 22: PLLs and DLLs.
Phase-Locked Loop (PLL)
Chapter 10 Analog Systems
Presentation transcript:

Quiz: Lead/Lag Network Determine the transfer function V O (s)/V D (s) for the lead-lag network shown: VDVD VOVO 200  5000  2000  100 .01 uf VCO PD Compute DC Gain, Pole Frequency, and Zero Frequency

PLL Acquisition PLL’s may have difficulty locking on to a signal, even though, once locked, they can track it easily. For reliable acquisition, the input signal frequency should be within the range: If this condition is satisfied, the acquisition time is usually within Depending on the signal deviation rate, loop gain and PD range characteristics, the PLL may have a statistically good chance of acquiring a signal that does not meet the above characteristics. Otherwise...

Acquisition Tricks Broaden Loop bandwidth during acquisition Sweep VCO Free-running frequency during acquisition Sweep rate should be limited to May have to lower sweep rate even more if the phase noise of the input is excessive. If the S/N of the input signal is less than 10 dB, then forget it!