Section 4: Thermal Oxidation

Slides:



Advertisements
Similar presentations
FABRICATION PROCESSES
Advertisements

Chapter 6 Thermal oxidation and the Si/SiO2 interface
Chapter 6 Diffusion in Solids.
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
For the exclusive use of adopters of the book Introduction to Microelectronic Fabrication, Second Edition by Richard C. Jaeger. ISBN © 2002.
Chapter 6 Thermal oxidation and the Si/SiO2 interface
Section 3: Etching Jaeger Chapter 2 Reader.
ECE/ChE 4752: Microelectronics Processing Laboratory
Silicon Oxidation ECE/ChE 4752: Microelectronics Processing Laboratory Gary S. May January 15, 2004.
Deal-Grove Model Predictions Once B and B/A are determined, we can predict the thickness of the oxide versus time Once B and B/A are determined, we can.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
OXIDATION- Overview  Process Types  Details of Thermal Oxidation  Models  Relevant Issues.
Chapter 6 Thermal oxidation and the Si/SiO2 interface
Epitaxial growth of SiC on Si covered by SiC nanocrystals G
EBB 323 Semiconductor Fabrication Technology
School of Microelectronic Engineering EMT362: Microelectronic Fabrication Thin Gate Oxide – Growth & Reliability Ramzan Mat Ayub School of Microelectronic.
EE143 – Ali Javey Section 8: Metallization Jaeger Chapter 7.
Spring 2007EE130 Lecture 34, Slide 1 Lecture #34 OUTLINE The MOS Capacitor: MOS non-idealities (cont.) V T adjustment Reading: Chapter 18.3.
Thermally Activated Processes and Diffusion in Solids
The Deposition Process
ECE/ChE 4752: Microelectronics Processing Laboratory
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #5.
A. Transport of Reactions to Wafer Surface in APCVD
ECE/ChE 4752: Microelectronics Processing Laboratory
EE143 – Ali Javey Section 5: Thin Film Deposition Part 2: Chemical Methods Jaeger Chapter 6.
Surface micromachining
Chemical Vapor Deposition This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen. When.
Lecture 11.0 Etching. Etching Patterned –Material Selectivity is Important!! Un-patterned.
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
ECE/ChE 4752: Microelectronics Processing Laboratory
Section 6: Ion Implantation
Lecture 12.0 Deposition. Materials Deposited Dielectrics –SiO2, BSG Metals –W, Cu, Al Semiconductors –Poly silicon (doped) Barrier Layers –Nitrides (TaN,
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Models The first major model is that of Deal and Grove (1965) The first major model is that of Deal and Grove (1965) This lead to the linear/parabolic.
ECE 6466 “IC Engineering” Dr. Wanda Wosik
Diffusion of O 2 and H 2 O in SiO 2 What the semiconductor community learned from the oxidation of silicon Deal-Grove * analysis * Andy Grove, early work.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
IC Process Integration
Chapter 9 Thin Film Deposition
I.C. Technology Processing Course Trinity College Dublin.
MICRONOVA Centre for micro- and nanotechnology TKK Veli-Matti Airaksinen Some Aspects of Epitaxial Silicon (Based on my previous life at Okmetic.
SEMINAR PRESENTATION ON IC FABRICATION PROCESS
SILICON DETECTORS PART I Characteristics on semiconductors.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Introduction Amorphous arrangement of atoms means that there is a possibility that multiple Si atoms will be connected Amorphous arrangement of atoms means.
Top Down Manufacturing
ISAT 436 Micro-/Nanofabrication and Applications Thermal Oxidation David J. Lawrence Spring 2004.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
Top Down Method Etch Processes
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Fundamentals of Semiconductor Physics 万 歆 Zhejiang Institute of Modern Physics Fall 2006.
Dean P. Neikirk © 1999, last update February 1, Dept. of ECE, Univ. of Texas at Austin Silicon Oxides: SiO 2 Uses: –diffusion masks –surface passivation.
Lecture 9.0 Silicon Oxidation/Diffusion/Implantation.
Chapter 1 Diffusion in Solids. Diffusion - Introduction A phenomenon of material transport by atomic migration The mass transfer in macroscopic level.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
Section 5: Thin Film Deposition part 1 : sputtering and evaporation
A closer look at Diffusion: Part II March 2001 D.G. Ast.
Diffusion1 Dopant Diffusion (Jaeger Chapter 4 and Campbell Chapter 3) As indicated previously the main front-end processing in building a device or integrated.
Mass Transfer transport of one constituent from a region of higher concentration to that of a lower concentration.
Diffusion Thermally activated process
How to turn an accident into a great experiment
Read: Chapter 2 (Section 2.3)
Section 7: Diffusion Jaeger Chapter 4 EE143 – Ali Javey.
Solid State Devices Fall 2011
Chapter 7: DOPANT DIFFUSION
Thermal oxidation Growth Rate
Laboratory: A Typical Oxidation Process
Lecture 1 OUTLINE Basic Semiconductor Physics Reading: Chapter 2.1
Presentation transcript:

Section 4: Thermal Oxidation Jaeger Chapter 3 EE143 - Ali Javey

Properties of SiO2 SiO2 <Si> Thermal SiO2 is amorphous. Weight Density = 2.20 gm/cm3 Molecular Density = 2.3E22 molecules/cm3 SiO2 Crystalline SiO2 [Quartz] = 2.65 gm/cm3 <Si> (1) Excellent Electrical Insulator Resistivity > 1E20 ohm-cm Energy Gap ~ 9 eV (2) High Breakdown Electric Field > 10MV/cm (3) Stable and Reproducible Si/SiO2 Interface EE143 - Ali Javey

Properties of SiO2 (cont’d) (4) Conformal oxide growth on exposed Si surface (5) SiO2 is a good diffusion mask for common dopants e.g. B, P, As, Sb. *exceptions are Ga (a p-type dopant) and some metals, e.g. Cu, Au SiO2 Si EE143 - Ali Javey

Properties of SiO2 (cont’d) (6) Very good etching selectivity between Si and SiO2. SiO2 HF dip Si Si EE143 - Ali Javey

Thermal Oxidation of Silicon EE143 - Ali Javey

Thermal Oxidation Equipment Horizontal Furnace Vertical Furnace EE143 - Ali Javey

Kinetics of SiO2 growth Oxidant Flow (O2 or H2O) Gas Flow Stagnant Layer Gas Diffusion Solid-state Diffusion SiO2 SiO2 Formation Si-Substrate EE143 - Ali Javey

Silicon consumption during oxidation SiO2 Si 2.17 mm 1mm 1mm Si oxidized 2.17 mm SiO2 molecular density of SiO2 atomic density of Si EE143 - Ali Javey

The Deal-Grove Model of Oxidation stagnant layer CG Cs SiO2 Si Note Cs  Co Co Ci X0x F1 F2 F3 gas transport flux diffusion flux through SiO2 reaction flux at interface F: oxygen flux – the number of oxygen molecules that crosses a plane of a certain area in a certain time EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) Mass transfer coefficient [cm/sec]. “Fick’s Law of Solid-state Diffusion” Diffusivity [cm2/sec] Oxidation reaction rate constant EE143 - Ali Javey

Diffusivity: the diffusion coefficient EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) CS and Co are related by Henry’s Law CG is a controlled process variable (proportional to the input oxidant gas pressure) Only Co and Ci are the 2 unknown variables which can be solved from the steady-state condition: F1 = F2 =F3 ( 2 equations) EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) Henry’s Law Henry’s constant partial pressure of oxidant at surface [in gaseous form]. from ideal gas law PV= NkT  EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) Define Similarly, we can set up equations for F2 and F3 Using the steady-state condition: We therefore can solve for Co and Ci 1 2 EE143 – Vivek Subramanian

The Deal-Grove Model of Oxidation (cont’d) We have: At equilibrium: F1=F2=F3 Solving, we get: Where h=hg/HkT EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) We can convert flux into growth thickness from: Oxidant molecules/unit volume required to form a unit volume of SiO2. SiO2 Si F EE143 - Ali Javey

The Deal-Grove Model of Oxidation (cont’d) Initial Condition: At t = 0 , Xox = Xi xox SiO2 SiO2 Si Si Solution Note: hg >>ks for typical oxidation condition EE143 - Ali Javey

Note : “dry” and “wet” oxidation have different N1 factors Dry / Wet Oxidation Note : “dry” and “wet” oxidation have different N1 factors for O2 as oxidant for H2O as oxidant EE143 - Ali Javey

Summary: Deal-Grove Model Xox t Oxide Growth Rate slows down with increase of oxide thickness EE143 - Ali Javey

Solution: Oxide Thickness Regimes (Case 1) Large t [ large Xox ] (Case 2) Small t [ Small Xox ] EE143 - Ali Javey

Thermal Oxidation on <100> Silicon EE143 - Ali Javey

Thermal Oxidation on <111> Silicon EE143 - Ali Javey

Thermal Oxidation Example A <100> silicon wafer has a 2000-Å oxide on its surface (a) How long did it take to grow this oxide at 1100o C in dry oxygen? (b)The wafer is put back in the furnace in wet oxygen at 1000o C. How long will it take to grow an additional 3000 Å of oxide? EE143 - Ali Javey

Thermal Oxidation Example Graphical Solution (a) According to Fig. 3.6, it would take 2.8 hr to grow 0.2 mm oxide in dry oxygen at 1100o C. EE143 - Ali Javey

Thermal Oxidation Example Graphical Solution (b) The total oxide thickness at the end of the oxidation would be 0.5 mm which would require 1.5 hr to grow if there was no oxide on the surface to begin with. However, the wafer “thinks” it has already been in the furnace 0.4 hr. Thus the additional time needed to grow the 0.3 mm oxide is 1.5-0.4 = 1.1 hr. EE143 - Ali Javey

Thermal Oxidation Example Mathematical Solution EE143 - Ali Javey

Thermal Oxidation Example Mathematical Solution EE143 - Ali Javey

Effect of Xi on Wafer Topography 1 2 3 SiO2 SiO2 Xi Si EE143 - Ali Javey

Effect of Xi on Wafer Topography 1 2 3 SiO2 SiO2 Xi more oxide grown more Si consumed Si 1 3 2 less oxide grown less Si consumed EE143 - Ali Javey

Factors Influencing Thermal Oxidation Temperature Ambient Type (Dry O2, Steam, HCl) Ambient Pressure Substrate Crystallographic Orientation Substrate Doping EE143 - Ali Javey

High Doping Concentration Effect Coefficients for dry oxidation at 900oC as function of surface Phosphorus concentration Dry oxidation, 900oC SiO2 n+ n+ n n EE143 - Ali Javey

Transmission Electron Micrograph of Si/SiO2 Interface Amorphous SiO2 Crystalline Si EE143 - Ali Javey

Thermal Oxide Charges potassium sodium EE143 - Ali Javey

Oxide Quality Improvement To minimize Interface Charges Qf and Qit Use inert gas ambient (Ar or N2) when cooling down at end of oxidation step A final annealing step at 400-450oC is performed with 10%H2+90%N2 ambient (“forming gas”) after the IC metallization step. EE143 - Ali Javey

Oxidation with Chlorine-containing Gas Introduction of halogen species during oxidation e.g. add ~1- 5% HCl or TCE (trichloroethylene) to O2 reduction in metallic contamination improved SiO2/Si interface properties SiO2 Na+ K+ Si Cl2 Na+ or K+ in SiO2 are mobile! EE143 - Ali Javey

Effect of HCl on Oxidation Rate EE143 - Ali Javey

Local Oxidation of Si [LOCOS] ~100 A SiO2 (thermal) - pad oxide to release mechanical stress between nitride and Si. Oxidation Nitride Etch EE143 - Ali Javey

Local Oxidation of Silicon (LOCOS) Standard process suffers for significant bird’s beak Fully recessed process attempts to minimize bird’s beak EE143 - Ali Javey

Dopant Redistribution during Thermal Oxidation conc. Si e. g. B, P, As, Sb. SiO2 Si C2 CB C1 CB (uniform) x Segregation Coefficient equilibrium dopant conc. in Si equilibrium dopant conc. in SiO2 Fixed ratio (can be>1 or <1) EE143 - Ali Javey

Four Cases of Interest (A) m < 1 and dopant diffuses slowly in SiO2 CB e. g. B (m = 0.3) D C1 flux loss through SiO2 surface not considered here. B will be depleted near Si interface. EE143 - Ali Javey

Four Cases of Interest (B) m > 1, slow diffusion in SiO2. e.g. P, As, Sb CB C2 dopant piling up near Si interface for P, As & Sb EE143 - Ali Javey

Four Cases of Interest (C) m < 1, fast diffusion in SiO2 e. g. B, oxidize with presence of H2 SiO2 Si C2 CB C1 EE143 - Ali Javey

Four Cases of Interest (D) m > 1, fast diffusion in SiO2 SiO2 Si CB e. g. Ga (m=20) C1 C2 EE143 - Ali Javey

Polycrystalline Si Oxidation poly-Si SiO2 grain boundaries (have lots of defects). fast slower SiO2 a roughness with Xox b Overall growth rate is higher than single-crystal Si EE143 - Ali Javey

2-Dimensional oxidation effects (100) (110) Thinner oxide Thicker oxide (100) (100) (110) Si cylinder Top view Mechanical stress created by SiO2 volume expansion also affects oxide growth rate EE143 - Ali Javey